The 8T39S11A is a high-performance clock fanout buffer. The input clock can be selected from two differential inputs or one crystal input. The internal oscillator circuit is automatically disabled if the crystal input is not selected. The crystal pin can be driven by a single-ended clock.The selected signal is distributed to ten differential outputs which can be configured as LVPECL, LVDS or HSCL outputs. In addition, an LVCMOS output is provided. All outputs can be disabled into a high-impedance state. The device is designed for a signal fanout of high-frequency, low phase-noise clock and data signal. The outputs are at a defined level when inputs are open or tied to ground. It is designed to operate from a 3.3V or 2.5V core power supply, and either a 3.3V or 2.5V output operating supply.
Title | Type | Date | |
---|---|---|---|
PDF945 KB
|
Datasheet
|
||
PDF1.99 MB
|
Application Note
|
||
PDF322 KB
|
Application Note
|
||
PDF170 KB
|
Application Note
|
||
PDF146 KB
|
Application Note
|
||
PDF133 KB
|
Application Note
|
||
PDF495 KB
|
Application Note
|
||
PDF442 KB
|
Application Note
|
||
PDF180 KB
|
Application Note
|
||
PDF153 KB
|
Application Note
|
||
PDF160 KB
|
Application Note
|
||
PDF120 KB
|
Application Note
|
||
PDF565 KB
|
Application Note
|
||
PDF121 KB
|
Application Note
|
||
PDF217 KB
|
Overview
|
||
PDF1.83 MB
|
Overview
|
||
PDF983 KB
|
Product Change Notice
|
Schematic symbols, PCB footprints, and 3D CAD models from SamacSys can be found by clicking on products in the Product Options table. If a symbol or model isn't available, it can be requested directly from the website.
![]() |
Buff Up Your Design with IDT Clock Buffers | Blog Post | Dec 15, 2018 |