

USART Clock-Synchronous Communication Sample Code (Using CMSIS Driver Package) for RE01 1500KB Group

USART Sample Code Using CMSIS Driver Package

Summary

This application note describes the USART sample code using the RE01 1500KB Group CMSIS driver package. The sample code can be found in the project delivered with this application note.

The overview of this sample code is shown in the table below.

Table Overview of Sample Code

Overview of Sample Code Operation	Peripheral Module Mainly Used	Driver Module Mainly Used
Performs clock-synchronous communication using the USART driver.	USART	R_USART

Target Device

RE01 1500KB Group

Note

When applying the sample code covered in this application note to another microcontroller, please modify the code according to the specifications for the target microcontroller and conduct an extensive evaluation of the modified program.

Related Document

Startup Guide to Development Using CMSIS Package for RE01 1500KB Group(R01AN4660)

Contents

1. Specifications	3
1.1 Description of Project	3
1.2 Pins Used	3
1.3 Folder Structure	4
1.4 File Configuration	5
1.5 Option-Setting Memory	5
2. Operating Conditions	6
3. Description of Software	7
3.1 System Configuration	8
3.2 Driver Configuration	9
3.3 List of Functions	13
3.4 List of Constants	14
3.5 Flowcharts	14
4. Specifications of Driver APIs	16
4.1 External Specification	16
5. Usage Notes of R_USART Driver	17
5.1 USART Communication Using DMAC or DTC	17
5.2 Registering Interrupts to NVIC	18
5.3 Setup for Reception in Clock-Synchronous or Smart Card Interface Mode	19
5.4 Pin Settings	20
6. Troubleshooting	24
6.1 Occurrence of Build Error with IAR Compiler	24
6.2 Occurrence of HardFault Error when API of CMSIS Driver Is Called	24
6.3 Peripheral Function Fails to Operate when API Is Called	24
6.4 Normal API Return Value But No Pin Output from Peripheral Function	24
6.5 Peripheral Function's Input or Output Does Not Operate as Expected	24
7. Sample Code	25
8. Reference Documents	25
Revision History	26

1. Specifications

1.1 Description of Project

A sample code project "an4700_cmsis_usart_sci_re" is provided with this application note.

The an4700_cmsis_usart_sci_re project has been tested using the Evaluation Kit RE01 1500KB (RTK70E015DSxxxxBE). This project is configured to match the settings of R7F0E015D2CFB mounted on the Evaluation Kit RE01 1500KB. When using another device, change the device settings in the project to those of the target device.

1.2 Pins Used

The pins used by the sample code are shown below.

Pin Used	Purpose of Use
P009	LED0
P809	TXD3
P808	RXD3
P810	SCK3
P501	TXD2
P502	RXD2
P503	SCK2

1.3 Folder Structure

The folder structure of the sample code is shown below.




Figure 1.1 Folder Structure

1.4 File Configuration

Table 1-1 shows the files that are added or modified for this sample code.

Table 1-1 Files Added or Modified for this Sample Code

File Name	Overview of Processing or Configuration	Remarks
main.c	Main processing	
pin.c	I/O port setting	Changing pins assigned to SCI3 and SCI2
r_system_cfg.h	System configuration	Registering SCI3 transmit and SCI2 receive interrupts to NVIC

1.5 Option-Setting Memory

Table 1-2 shows the option-setting memory setting for the sample code. Set suitable values for a user system if required.

Table 1-2 Option-Setting Memory Setting for Sample Code

Symbol	Address	Setting	Description
AWS	0100A164h to 0100A167h	FFFF FFFFh	No access window settings
OSIS	0100A150h to 0100A15Fh	FFFF FFFFh	No ID code protection (All FFh)
SECMPUxxx	00000408h to 0000043Bh	FFFF FFFFh	MPU is disabled.
OFS1	00000404h to 00000407h	FFFF FFFFh	After a reset, the voltage monitor 0 reset is disabled. After a reset, HOCO oscillation is disabled.
OFS0	00000400h to 00000403h	FFFF FFFFh	Automatic activation of IWDG is disabled. Automatic activation of WDT is disabled.

2. Operating Conditions

The operation of the sample code provided with this application note has been tested under the following conditions (Table 2-1).

Table 2-1 Operating Conditions

Item		Description
Microcontroller used		R7F0E015D2CFB 144pin
Operating frequency	PLL is selected as the system clock	<ul style="list-style-type: none"> • Main clock: 32 MHz • PLL: 64 MHz (main clock frequency is divided by 4 and then multiplied by 8) • System clock (ICLK): 64 MHz (PLL) • Peripheral module clock A (PCLKA): 64 MHz (PLL frequency is not divided) • Peripheral module clocks B(PCLKB): 32 MHz (PLL frequency is divided by 2)
Operating voltage		<ul style="list-style-type: none"> • 3.3V
Target board		Evaluation Kit RE01 1500KB (RTK70E015DSxxxxBE)
Integrated Development Environment	GCC	Renesas e ² studio Version 7
	IAR	IAR Embedded Workbench for ARM Version 8.32
C compiler	GCC	GCC ARM Embedded Version 6.3.1.20170620 GNU 6-2017-q2-update
	IAR	IAR C/C++ Compiler for ARM Version 8.32
Debugger		Segger J-Link OB
I/O header Version		Rev1.00
Sample code Version		Rev1.00

3. Description of Software

This sample code places SCI3 in master transmit mode and SCI2 in slave receive mode using the R_USART driver.

The sample code performs the following operations.

- After release from the reset state, makes initial settings for SPI3 and SPI2.
- Starts slave reception in SCI2 and master transmission in SCI3.
- When a transmit end interrupt occurs in SCI3 and a receive end interrupt occurs in SCI2, compares the transmitted data with the received data.
- If the transmitted data matches the received data, turns LED0 on. Then, restarts SCI2 reception and SCI3 transmission.

Table 3-1 Information of Sample Program Operation (SCI0)

Item	Setting
Master or slave mode	Master mode
Transfer mode	Clock-synchronous communication
Transfer clock	100 kbps
CTS function	Disabled

Table 3-2 Information of Sample Program Operation (SCI2)

Item	Setting
Master/slave	Slave mode
Transfer mode	Clock-synchronous communication
Transfer clock	100 kbps
CTS function	Disabled

3.1 System Configuration




Figure 3.1 System Configuration

3.2 Driver Configuration

Table 3-3 Driver Configuration (1/2)

Item	Location of Change	Details of Change
Changing the CTS2 setting to unused	[pin.c] R_SCI_Pinset_CH2() function	<ul style="list-style-type: none"> ● The following was uncommented // PFS->P103PFS_b.ASEL = 0U; // PFS->P103PFS_b.ISEL = 0U; // PFS->P103PFS_b.PSEL = R_PIN_PRV_SCI_PSEL_04; // PFS->P103PFS_b.PMR = 1U;
Changing the TXD2 setting from default (P102) to P501.	[pin.c] R_SCI_Pinset_CH2() function	<ul style="list-style-type: none"> ● Comment out followings // PFS->P102PFS_b.ASEL = 0U; // PFS->P102PFS_b.ISEL = 0U; // PFS->P102PFS_b.PSEL = R_PIN_PRV_SCI_PSEL_04; // PFS->P102PFS_b.PMR = 1U;
		<ul style="list-style-type: none"> ● Validate followings PFS->P501PFS_b.ASEL = 0U; PFS->P501PFS_b.ISEL = 0U; PFS->P501PFS_b.PSEL = R_PIN_PRV_SCI_PSEL_04; PFS->P501PFS_b.PMR = 1U;
Changing the RXD2 setting from default (P101) to P502.	[pin.c] R_SCI_Pinset_CH2() function	<ul style="list-style-type: none"> ● Comment out followings // PFS->P101PFS_b.ASEL = 0U; // PFS->P101PFS_b.ISEL = 0U; // PFS->P101PFS_b.PSEL = R_PIN_PRV_SCI_PSEL_04; // PFS->P101PFS_b.PMR = 1U;
		<ul style="list-style-type: none"> ● Validate followings PFS->P502PFS_b.ASEL = 0U; PFS->P502PFS_b.ISEL = 0U; PFS->P502PFS_b.PSEL = R_PIN_PRV_SCI_PSEL_04; PFS->P502PFS_b.PMR = 1U;

Table 3-4 Driver Configuration (2/2)

Item	Location of Change	Details of Change
Changing the SCK2 setting from default (P100) to P503.	[pin.c] R_SCI_Pinset_CH2() function	<ul style="list-style-type: none"> ● Comment out followings // PFS->P100PFS_b.ASEL = 0U; // PFS->P100PFS_b.ISEL = 0U; // PFS->P100PFS_b.PSEL = R_PIN_PRV_SCI_PSEL_04; // PFS->P100PFS_b.PMR = 1U; <hr/> <ul style="list-style-type: none"> ● Validate followings PFS->P503PFS_b.ASEL = 0U; PFS->P503PFS_b.ISEL = 0U; PFS->P503PFS_b.PSEL = R_PIN_PRV_SCI_PSEL_04; PFS->P503PFS_b.PMR = 1U;
Changing the CTS3 setting to unused	[pin.c] R_SCI_Pinset_CH3() function	<ul style="list-style-type: none"> ● The following was uncommented // PFS->P207PFS_b.ASEL = 0U; // PFS->P207PFS_b.ISEL = 0U; // PFS->P207PFS_b.PSEL = R_PIN_PRV_SCI_PSEL_04; // PFS->P207PFS_b.PMR = 1U;
Changing the TXD3 setting from default (P413) to P809.	[pin.c] R_SCI_Pinset_CH3() function	<ul style="list-style-type: none"> ● Comment out followings // PFS->P413PFS_b.ASEL = 0U; // PFS->P413PFS_b.ISEL = 0U; // PFS->P413PFS_b.PSEL = R_PIN_PRV_SCI_PSEL_04; // PFS->P413PFS_b.PMR = 1U; <hr/> <ul style="list-style-type: none"> ● Validate followings PFS->P809PFS_b.ASEL = 0U; PFS->P809PFS_b.ISEL = 0U; PFS->P809PFS_b.PSEL = R_PIN_PRV_SCI_PSEL_04; PFS->P809PFS_b.PMR = 1U;

Table 3-5 Driver Configuration (2/2)

Item	Location of Change	Details of Change
Changing the RXD3 setting from default (P412) to P808.	[pin.c] R_SCI_Pinset_CH3() function	<ul style="list-style-type: none"> ● Comment out followings // PFS->P412PFS_b.ASEL = 0U; // PFS->P412PFS_b.ISEL = 0U; // PFS->P412PFS_b.PSEL = R_PIN_PRV_SCI_PSEL_04; // PFS->P412PFS_b.PMR = 1U; <ul style="list-style-type: none"> ● Validate followings PFS->P808PFS_b.ASEL = 0U; PFS->P808PFS_b.ISEL = 0U; PFS->P808PFS_b.PSEL = R_PIN_PRV_SCI_PSEL_04; PFS->P808PFS_b.PMR = 1U;
Changing the SCK3 setting from default (P411) to P810.	[pin.c] R_SCI_Pinset_CH3() function	<ul style="list-style-type: none"> ● Comment out followings // PFS->P411PFS_b.ASEL = 0U; // PFS->P411PFS_b.ISEL = 0U; // PFS->P411PFS_b.PSEL = R_PIN_PRV_SCI_PSEL_04; // PFS->P411PFS_b.PMR = 1U; <ul style="list-style-type: none"> ● Validate followings PFS->P810PFS_b.ASEL = 0U; PFS->P810PFS_b.ISEL = 0U; PFS->P810PFS_b.PSEL = R_PIN_PRV_SCI_PSEL_04; PFS->P810PFS_b.PMR = 1U;

Table 3-6 Driver Configuration (2/2)

Item	Location of Change	Details of Change
Registering SCI3 receive data full interrupt to NVIC	[r_system_cfg.h] SYSTEM_CFG_EVENT_NUMBER_SCI3_RXI	● Setting change (SYSTEM_IRQ_EVENT_NUMBER0)
Registering SCI3 transmit data empty interrupt to NVIC	[r_system_cfg.h] SYSTEM_CFG_EVENT_NUMBER_SCI3_TXI	● Setting change (SYSTEM_IRQ_EVENT_NUMBER1)
Registering SCI3 receive error interrupt to NVIC	[r_system_cfg.h] SYSTEM_CFG_EVENT_NUMBER_SCI3_ERI	● Setting change (SYSTEM_IRQ_EVENT_NUMBER3)
Registering SCI2 receive data full interrupt to NVIC	[r_system_cfg.h] SYSTEM_CFG_EVENT_NUMBER_SCI2_RXI	● Setting change (SYSTEM_IRQ_EVENT_NUMBER12)
Registering SCI2 transmit data empty interrupt to NVIC	[r_system_cfg.h] SYSTEM_CFG_EVENT_NUMBER_SCI2_TXI	● Setting change (SYSTEM_IRQ_EVENT_NUMBER5)
Registering SCI2 receive error interrupt to NVIC	[r_system_cfg.h] SYSTEM_CFG_EVENT_NUMBER_SCI2_ERI	● Setting change (SYSTEM_IRQ_EVENT_NUMBER7)

3.3 List of Functions

The functions added to the sample code are described here.

main	
Overview	Main processing
Header	None
Declaration	void main(void)
Description	This function calls the system initialization function. Then, it sets up USART operation and starts clock-synchronous communication.
Argument	None
Return Value	None
system_init	
Overview	System initialization processing
Header	None
Declaration	static void system_init(void)
Description	This function initializes sections, the system, the R_LPM driver, and calls the IO power supply setting function.
Argument	None
Return Value	None
sci0_callback	
Overview	SCI0 transfer end callback processing
Header	None
Declaration	static void sci0_callback(uint32_t event)
Description	After completion of SCI0 data transmission, this function sets the transmission end flag.
Argument	uint32_t event Cause of callback ARM_USART_EVENT_SEND_COMPLETE (Transmission end)
Return Value	None
sci2_callback	
Overview	SCI2 transfer end callback processing
Header	None
Declaration	static void sci1_callback(uint32_t event)
Description	After completion of SCI2 data reception, this function sets the reception end flag.
Argument	uint32_t event Cause of callback ARM_USART_EVENT_RECEIVE_COMPLETE (Reception end)
Return Value	None

3.4 List of Constants

Table 3-7 shows a list of constants.

Table 3-7 Constants (User Changeable) Used in Sample Code

Constant Name	Setting	Description
SCI_TRANSFER_RATE	100000U	USART transfer clock
SCI_DATA_SIZE	5	USART transfer data size

3.5 Flowcharts

Figure 3.2 shows a flowchart of the main processing.




Figure 3.2 Main Processing




Figure 3.3 System Initialization Processing




Figure 3.4 SCI0 Transfer End Callback Processing




Figure 3.5 SCI2 Transfer End Callback Processing

4. Specifications of Driver APIs

4.1 External Specification

This driver contains documents that describes the external API specification. These files are contained in the Driver Specification folder within the Documents.




Figure 4.1 Location of External API Specifications

5. Usage Notes of R_USART Driver

This chapter introduces the main points to concern regarding the R_USART driver. Note that not all the usage notes are given here.

For other notes, see the external specification document described in "4 Specifications of Driver APIs".

5.1 USART Communication Using DMAC or DTC

When transmitting or receiving data using the DMAC or DTC, change the settings for controlling transmission and reception in `r_usart_cfg.h`.

Table 5-1 shows the definitions of configuration parameters for the methods of transmission/reception control. Table 5-2 shows the definitions of methods of transmission/reception control.

Table 5-1 Definitions of Configuration Parameters for Transmission/Reception Control Methods (n = 0 to 5, 9)

Definition	Initial Value	Description
SCIn_TRANSMIT_CONTROL	SCI_USED_INTERRUPT	Transmission control for SCIn (Initial value: Interrupt)
SCIn_RECEIVE_CONTROL	SCI_USED_INTERRUPT	Reception control for SCIn (Initial value: Interrupt)

Table 5-2 Definitions of Transmission/Reception Control Methods

Definition	Value	Description
SCI_USED_INTERRUPT	(0)	An interrupt is used for transmission/reception control.
SCI_USED_DMACH0	(1<<0)	DMACH0 is used for transmission/reception control.
SCI_USED_DMACH1	(1<<1)	DMACH1 is used for transmission/reception control.
SCI_USED_DMACH2	(1<<2)	DMACH2 is used for transmission/reception control.
SCI_USED_DMACH3	(1<<3)	DMACH3 is used for transmission/reception control.
SCI_USED_DTC	(1<<15)	DTC is used for transmission/reception control.

5.2 Registering Interrupts to NVIC

When using the USART, register the interrupts to the NVIC in r_system_cfg.h.

Table 5-3 shows the definition of NVIC registration for each intended use. Figure 4.1 shows an example of registering interrupts to the NVIC.

Table 5-3 Definition of NVIC Registration for Each Intended Use

Mode	Intended Use	Definition of NVIC Registration	Remarks
Asynchronous	Used only for transmission	SYSTEM_CFG_EVENT_NUMBER_SCI _n _TXI	(*1)
	Used only for reception	SYSTEM_CFG_EVENT_NUMBER_SCI _n _RXI	(*2)
		SYSTEM_CFG_EVENT_NUMBER_SCI _n _ERI	
	Used for transmission/reception	SYSTEM_CFG_EVENT_NUMBER_SCI _n _TXI	(*1)
		SYSTEM_CFG_EVENT_NUMBER_SCI _n _RXI	(*2)
SYSTEM_CFG_EVENT_NUMBER_SCI _n _ERI			
Clock-synchronous/Smart card interface	Used only for transmission	SYSTEM_CFG_EVENT_NUMBER_SCI _n _TXI	(*1)
	Used for transmission/reception or only for reception	SYSTEM_CFG_EVENT_NUMBER_SCI _n _TXI	(*1)
		SYSTEM_CFG_EVENT_NUMBER_SCI _n _RXI	(*2)
		SYSTEM_CFG_EVENT_NUMBER_SCI _n _ERI	

Note 1. When DMAC_m (m = 0 to 3) is used for transmission control, register SYSTEM_CFG_EVENT_NUMBER_DMAC_m_INT to the NVIC.

Note 2. When DMAC_m (m = 0 to 3) is used for reception control, register SYSTEM_CFG_EVENT_NUMBER_DMAC_m_INT to the NVIC.

```

...
#define SYSTEM_CFG_EVENT_NUMBER_GPT_UVWEDGE
    (SYSTEM_IRQ_EVENT_NUMBER_NOT_USED) /*!< Numbers 0/4/8/12/16/20/24/28 only */
#define SYSTEM_CFG_EVENT_NUMBER_SCI0_RXI
    (SYSTEM_IRQ_EVENT_NUMBER0) /*!< Numbers 0/4/8/12/16/20/24/28 only */
#define SYSTEM_CFG_EVENT_NUMBER_SCI0_AM
    (SYSTEM_IRQ_EVENT_NUMBER_NOT_USED) /*!< Numbers 0/4/8/12/16/20/24/28 only */
...
#define SYSTEM_CFG_EVENT_NUMBER_GPT2_CCMPB
    (SYSTEM_IRQ_EVENT_NUMBER_NOT_USED) /*!< Numbers 1/5/9/13/17/21/25/29 only */
#define SYSTEM_CFG_EVENT_NUMBER_SCI0_TXI
    (SYSTEM_IRQ_EVENT_NUMBER1) /*!< Numbers 1/5/9/13/17/21/25/29 only */
#define SYSTEM_CFG_EVENT_NUMBER_SPI0_SPTI
    (SYSTEM_IRQ_EVENT_NUMBER_NOT_USED) /*!< Numbers 1/5/9/13/17/21/25/29 only */
...
#define SYSTEM_CFG_EVENT_NUMBER_GPT2_UDF
    (SYSTEM_IRQ_EVENT_NUMBER_NOT_USED) /*!< Numbers 3/7/11/15/19/23/27/31 only */
#define SYSTEM_CFG_EVENT_NUMBER_SCI0_ERI
    (SYSTEM_IRQ_EVENT_NUMBER3) /*!< Numbers 3/7/11/15/19/23/27/31 only */
#define SYSTEM_CFG_EVENT_NUMBER_SPI0_SPEI
    (SYSTEM_IRQ_EVENT_NUMBER_NOT_USED) /*!< Numbers 3/7/11/15/19/23/27/31 only */
...

```

Figure 5.1 Example of Registering Interrupts to NVIC (When Using SCI0)

5.3 Setup for Reception in Clock-Synchronous or Smart Card Interface Mode

When performing transmission and reception simultaneously in clock-synchronous mode, enable TE and RE in the Control function of the USART following the procedure below. TE and RE need to be enabled simultaneously due to a hardware restriction. When the procedure below is not followed, only the setting made first will be effective.

Even when only performing reception, follow the same procedure because dummy data will be written.

Figure 5.2 shows an example of setup for performing reception in clock-synchronous mode.

```
#include " R_Driver_USART.h"

static void usart_callback(uint32_t event);

// USART driver instance ( SCI0 )
extern ARM_DRIVER_USART Driver_USART0;
static ARM_DRIVER_USART *gsp_sci0_dev = &Driver_USART0;

// Receive data
static uint8_t rx_data[6];

main()
{
    uint32_t arg;
    /* Clock synchronous operation in master mode */
    arg = ARM_USART_MODE_SYNCHRONOUS_MASTER |
          ARM_USART_CPOL0 | ARM_USART_CPHA0 |
          ARM_USART_FLOW_CONTROL_NONE;

    (void)gsp_sci0_dev->Initialize(usart_callback);          /* USART driver is initialized */
    (void)gsp_sci0_dev->PowerControl(ARM_POWER_FULL); /* USART is released from module stop mode */
    (void)gsp_sci0_dev->Control(arg, 100000);          /* Clock synchronous operation in master mode */
    (void)gsp_sci0_dev->Control(ARM_USART_CONTROL_TX_RX,1); /* Transmission and reception are enabled */

    (void) gsp_sci0_dev->Receive(rx_data, 6); /* Reception is started */
    while(1);
}

/*****
 * callback function
 *****/
static void usart_callback(uint32_t event)
{
    if (0 != (event & ARM_USART_EVENT_RECEIVE_COMPLETE))
    {
        /* Processing for successful reception is written */
    }
    else
    {
        /* Processing for communication error is written */
    }
}
}
```

Figure 5.2 Example of Setup for Reception in Clock-Synchronous Mode

5.4 Pin Settings

The pins to be used by this driver will be set when transmission or reception has been enabled in the Control function. Table 5-4 shows the pins that are set by default. To change the pins to be used, modify code in the R_SCI_Pinset_CHn and R_SCI_Pinclr_CHn (n = 0 to 5, 9) functions of pin.c.

Figure 5.3, Figure 5.4, Figure 5.5 and show an example of changing pin settings, in which SCI0 is used in asynchronous mode. In this example, the TXD0 pin is changed to P703, the RXD0 pin is changed to P702, and the CTS0 and SCK0 pin settings are changed so they are not used.

Table 5-4 Pins Used by Default

Channel	Pin Function	Assigned Port
SCI0	TXD0	P106
	RXD0	P105
	SCK0	P104
	CTS0/RTS0	P107
SCI1	TXD1	P102
	RXD1	P101
	SCK1	P100
	CTS1/RTS1	P103
SCI2	TXD2	P102
	RXD2	P101
	SCK2	P100
	CTS2/RTS2	P103
SCI3	TXD3	P413
	RXD3	P412
	SCK3	P411
	CTS3/RTS3	P207
SCI4	TXD4	P113
	RXD4	P112
	SCK4	P108
	CTS4/RTS4	P111
SCI5	TXD5	P108
	RXD5	P111
	SCK5	P110
	CTS5/RTS5	P109
SCI9	TXD9	P411
	RXD9	P207
	SCK9	P110
	CTS9/RTS9	P109

```

/*****
* @brief This function sets Pin of SCI0.
*****/
/* Function Name : R_SCI_Pinset_CH0 */
void R_SCI_Pinset_CH0(void) // @suppress("API function naming") @suppress("Function length")
{
    /* Disable protection for PFS function (Set to PWR register) */
    R_SYS_RegisterProtectDisable(SYSTEM_REG_PROTECT_MPC);

    /* Commented out because CTS0 is not used */
    // /* CTS0 : P107 */
    // PFS->P107PFS_b.PMR = 0U;
    // PFS->P107PFS_b.ASEL = 0U;
    // PFS->P107PFS_b.ISEL = 0U;
    // PFS->P107PFS_b.PSEL = R_PIN_PRV_SCI_PSEL_04;
    // PFS->P107PFS_b.PMR = 1U;

    /* CTS0 : P500 */
    // PFS->P500PFS_b.ASEL = 0U;
    // PFS->P500PFS_b.ISEL = 0U;
    // PFS->P500PFS_b.PSEL = R_PIN_PRV_SCI_PSEL_04;
    // PFS->P500PFS_b.PMR = 1U;

    /* CTS0 : P704 */
    // PFS->P704PFS_b.ASEL = 0U;
    // PFS->P704PFS_b.ISEL = 0U;
    // PFS->P704PFS_b.PSEL = R_PIN_PRV_SCI_PSEL_04;
    // PFS->P704PFS_b.PMR = 1U;

    /* Commented out because TXD0 is changed from P106 (default) to P703 */
    // /* TXD0 : P106 */
    // PFS->P106PFS_b.PMR = 0U;
    // PFS->P106PFS_b.ASEL = 0U;
    // PFS->P106PFS_b.ISEL = 0U;

    // /* When using SCI in I2C mode, set the pin to NMOS Open drain. */
    // PFS->P106PFS_b.NCODR = 1U;
    // PFS->P106PFS_b.PCODR = 0U;
    // PFS->P106PFS_b.PSEL = R_PIN_PRV_SCI_PSEL_04;
    // PFS->P106PFS_b.PMR = 1U;

    /* TXD0 : P013 */
    // PFS->P013PFS_b.ASEL = 0U;
    // PFS->P013PFS_b.ISEL = 0U;

    /* When using SCI in I2C mode, set the pin to NMOS Open drain. */
    // PFS->P013PFS_b.NCODR = 1U;
    // PFS->P013PFS_b.PCODR = 0U;
    // PFS->P013PFS_b.PSEL = R_PIN_PRV_SCI_PSEL_04;
    // PFS->P013PFS_b.PMR = 1U;

    /* Uncommented because TXD0 is changed from P106 (default) to P703 */
    /* TXD0 : P703 */
    PFS->P703PFS_b.ASEL = 0U;
    PFS->P703PFS_b.ISEL = 0U;

    /* When using SCI in I2C mode, set the pin to NMOS Open drain. */
    // PFS->P703PFS_b.NCODR = 1U;
    // PFS->P703PFS_b.PCODR = 0U;
    PFS->P703PFS_b.PSEL = R_PIN_PRV_SCI_PSEL_04;
    PFS->P703PFS_b.PMR = 1U;
}
    
```

Figure 5.3 Example of Changing Pin Settings (1/3)

```

/* Commented out because RXD0 is changed from P105 (default) to P702 */
// /* RXD0 : P105 */
// PFS->P105PFS_b.PMR = 0U;
// PFS->P105PFS_b.ASEL = 0U;
// PFS->P105PFS_b.ISEL = 0U;

// /* When using SCI in I2C mode, set the pin to NMOS Open drain. */
//// PFS->P105PFS_b.NCODR = 1U;
//// PFS->P105PFS_b.PCODR = 0U;
// PFS->P105PFS_b.PSEL = R_PIN_PRV_SCI_PSEL_04;
// PFS->P105PFS_b.PMR = 1U;

/* RXD0 : P014 */
// PFS->P014PFS_b.ASEL = 0U;
// PFS->P014PFS_b.ISEL = 0U;

/* When using SCI in I2C mode, set the pin to NMOS Open drain. */
//// PFS->P014PFS_b.NCODR = 1U;
//// PFS->P014PFS_b.PCODR = 0U;
// PFS->P014PFS_b.PSEL = R_PIN_PRV_SCI_PSEL_04;
// PFS->P014PFS_b.PMR = 1U;

/* Uncommented because RXD0 is changed from P105 (default) to P702 */
/* RXD0 : P702 */
PFS->P702PFS_b.ASEL = 0U;
PFS->P702PFS_b.ISEL = 0U;

/* When using SCI in I2C mode, set the pin to NMOS Open drain. */
// PFS->P702PFS_b.NCODR = 1U;
// PFS->P702PFS_b.PCODR = 0U;
PFS->P702PFS_b.PSEL = R_PIN_PRV_SCI_PSEL_04;
PFS->P702PFS_b.PMR = 1U;

/* Commented out because SCK0 is not used */
// /* SCK0 : P104 */
// PFS->P104PFS_b.PMR = 0U;
// PFS->P104PFS_b.ASEL = 0U;
// PFS->P104PFS_b.ISEL = 0U;
// PFS->P104PFS_b.PSEL = R_PIN_PRV_SCI_PSEL_04;
// PFS->P104PFS_b.PMR = 1U;

/* SCK0 : P015 */
// PFS->P015PFS_b.ASEL = 0U;
// PFS->P015PFS_b.ISEL = 0U;
// PFS->P015PFS_b.PSEL = R_PIN_PRV_SCI_PSEL_04;
// PFS->P015PFS_b.PMR = 1U;

/* SCK0 : P700 */
// PFS->P700PFS_b.ASEL = 0U;
// PFS->P700PFS_b.ISEL = 0U;
// PFS->P700PFS_b.PSEL = R_PIN_PRV_SCI_PSEL_04;
// PFS->P700PFS_b.PMR = 1U;

/* Enable protection for PFS function (Set to PWR register) */
R_SYS_RegisterProtectEnable(SYSTEM_REG_PROTECT_MPC);

}/* End of function R_SCI_Pinset_CH0() */
    
```

Figure 5.4 Example of Changing Pin Settings (2/3)

```

/*****
* @brief This function clears the pin setting of SCI0.
*****/
/* Function Name : R_SCI_Pinclr_CH0 */
void R_SCI_Pinclr_CH0(void) // @suppress("API function naming")
{
    /* Disable protection for PFS function (Set to PWPR register) */
    R_SYS_RegisterProtectDisable(SYSTEM_REG_PROTECT_MPC);

    /* Commented out because SCK0 is not used */
    // /* SCK0 : P104 */
    // PFS->P104PFS &= R_PIN_PRV_CLR_MASK;

    /* SCK0 : P015 */
    // PFS->P015PFS &= R_PIN_PRV_CLR_MASK;

    /* SCK0 : P700 */
    // PFS->P700PFS &= R_PIN_PRV_CLR_MASK;

    /* Commented out because RXD0 is changed from P105 (default) to P702 */
    // /* RXD0 : P105 */
    // PFS->P105PFS &= R_PIN_PRV_CLR_MASK;

    /* RXD0 : P014 */
    // PFS->P014PFS &= R_PIN_PRV_CLR_MASK;

    /* Uncommented because RXD0 is changed from P105 (default) to P702 */
    /* RXD0 : P702 */
    PFS->P702PFS &= R_PIN_PRV_CLR_MASK;

    /* Commented out because TXD0 is changed from P106 (default) to P703 */
    // /* TXD0 : P106 */
    // PFS->P106PFS &= R_PIN_PRV_CLR_MASK;

    /* TXD0 : P013 */
    // PFS->P013PFS &= R_PIN_PRV_CLR_MASK;

    /* Uncommented because TXD0 is changed from P106 (default) to P703 */
    /* TXD0 : P703 */
    PFS->P703PFS &= R_PIN_PRV_CLR_MASK;

    /* Commented out because CTS0 is not used */
    // /* CTS0 : P107 */
    // PFS->P107PFS &= R_PIN_PRV_CLR_MASK;

    /* CTS0 : P500 */
    // PFS->P500PFS &= R_PIN_PRV_CLR_MASK;

    /* CTS0 : P704 */
    // PFS->P704PFS &= R_PIN_PRV_CLR_MASK;

    /* Enable protection for PFS function (Set to PWPR register) */
    R_SYS_RegisterProtectEnable(SYSTEM_REG_PROTECT_MPC);
}/* End of function R_SCI_Pinclr_CH0() */

```

Figure 5.5 Example of Changing Pin Settings (3/3)


6. Troubleshooting

6.1 Occurrence of Build Error with IAR Compiler

A-1) Have the include directories been specified correctly?

When using EWARM, we recommend that the include directories be specified as shown in the example below.

The include directories can be specified from IDE Options [C/C++ Compiler] → [Preprocessor].



6.2 Occurrence of HardFault Error when API of CMSIS Driver Is Called

A) The API has possibly not been copied to RAM.

Before calling an API function that is mapped to RAM, make sure that it has been copied to RAM by the R_SYS_CodeCopy function. For details, refer to the related document No. R01AN4660.

6.3 Peripheral Function Fails to Operate when API Is Called

A) Has the API been set up correctly?

Check the API's return value to see if an error has occurred.

In particular, errors are often caused by problems related to interrupts not being set in r_system_cfg.h. For details, refer to the related document No. R01AN4660.

6.4 Normal API Return Value But No Pin Output from Peripheral Function

A) Are the pin settings correct?

Check to make sure the pins have been set up correctly by the functions in pin.c.

For details, refer to the related document No. R01AN4660.

6.5 Peripheral Function's Input or Output Does Not Operate as Expected

A) Check to make sure the VOCCR register has been set up correctly before making the initial settings for peripheral functions.

For details, refer to the related document No. R01AN4660.

7. Sample Code

Sample code can be downloaded from the Renesas Electronics website.

8. Reference Documents

User's Manual: Hardware

RE01 1500KB Group User's Manual: Hardware R01UH0796

(The latest version can be downloaded from the Renesas Electronics website.)

RE01 1500KB CMSIS Package Startup Guide

RE01 1500KB Group Startup Guide to Development Using CMSIS Package R01AN4660

(The latest version can be downloaded from the Renesas Electronics website.)

Technical Update/Technical News

(The latest version can be downloaded from the Renesas Electronics website.)

User's Manual: Development Tools

(The latest version can be downloaded from the Renesas Electronics website.)

Revision History

Rev.	Date	Description	
		Page	Summary
1.00	Sep. 19, 2019	—	First edition issued

General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.

3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (Max.) and V_{IH} (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (Max.) and V_{IH} (Min.).

7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan

www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/.