The 9SQ440 is an Intel CK440 main clock synthesizer for Intel cloud and HPC platforms, and newer Intel-based server platforms. 9SQ440 is a single-chip, PCIe Gen6 compliant, and is designed to work as a complete clock solution or in combination with DB2000Q-compliant clock buffers to provide point-to-point clocks to multiple receiving agents.
Title | Type | Date | |
---|---|---|---|
PDF605 KB
|
Datasheet
|
||
PDF91 KB
|
Application Note
|
||
PDF1.99 MB
|
Application Note
|
||
PDF78 KB
|
Application Note
|
||
PDF115 KB
|
Application Note
|
||
PDF322 KB
|
Application Note
|
||
PDF480 KB
|
Application Note
|
||
PDF235 KB
|
Application Note
|
||
PDF115 KB
|
Application Note
|
||
PDF233 KB
|
Application Note
|
||
PDF565 KB
|
Application Note
|
||
Other
|
|||
PDF2.40 MB
|
Overview
|
||
PDF1.83 MB
|
Overview
|
||
PDF1.35 MB
|
White Paper
|
Schematic symbols, PCB footprints, and 3D CAD models from SamacSys can be found by clicking on products in the Product Options table. If a symbol or model isn't available, it can be requested directly from the website.
This video provides a brief comparison of PCIe Gen3-6 common clock jitter filters vs. a typical 12k to 20MHz jitter filter plot. The tutorial explains what noise frequencies PCIe Gen6 is most sensitive to, and why it's important to minimize jitter in the 1MHz to 50MHz region. Presented by Ron Wade, system architect at Renesas. For more information about Renesas’ PCIe timing solutions, visit renesas.com/pcietiming