The 9FGV1006 is a member of Renesas' PhiClock™ programmable clock generator family. The 9FGV1006 provides 2 copies of a of a single integer, fractional or spread-spectrum output frequency and one copy of the crystal reference input. Two select pins allow for hardware selection of the desired configuration, or two I²C bits all easy software selection of the desired configuration. The user may configure any one of the four OTP configurations as the default when operating in I²C mode. Four unique I²C addresses are available, allowing easy I²C access to multiple components.
Title | Type | Date | |
---|---|---|---|
PDF443 KB
|
Datasheet
|
||
PDF91 KB
|
Application Note
|
||
PDF1.16 MB
|
Application Note
|
||
PDF1.99 MB
|
Application Note
|
||
PDF256 KB
|
Application Note
|
||
PDF134 KB
|
Application Note
|
||
PDF222 KB
|
Application Note
|
||
PDF486 KB
|
Application Note
|
||
PDF244 KB
|
Application Note
|
||
PDF255 KB
|
Application Note
|
||
PDF307 KB
|
Application Note
|
||
PDF480 KB
|
Application Note
|
||
PDF235 KB
|
Application Note
|
||
PDF1.90 MB
|
Application Note
|
||
PDF495 KB
|
Application Note
|
||
PDF442 KB
|
Application Note
|
||
PDF233 KB
|
Application Note
|
||
PDF160 KB
|
Application Note
|
||
PDF120 KB
|
Application Note
|
||
PDF565 KB
|
Application Note
|
||
PDF136 KB
|
Application Note
|
||
PDF144 KB
|
Datasheet
|
||
PDF144 KB
|
Datasheet
|
||
PDF144 KB
|
Datasheet
|
||
PDF144 KB
|
Datasheet
|
||
PDF144 KB
|
Datasheet
|
||
PDF144 KB
|
Datasheet
|
||
PDF323 KB
|
Manual - Software
|
||
PDF1.49 MB
|
Manual - Software
|
||
PDF401 KB
|
Manual - Software
|
||
PDF507 KB
|
Other
|
||
PDF2.40 MB
|
Overview
|
||
PDF1.83 MB
|
Overview
|
||
PDF129 KB
|
Product Change Notice
|
||
PDF143 KB
|
Product Change Notice
|
||
PDF761 KB
|
Product Change Notice
|
||
PDF52 KB
|
Schematic
|
||
PDF1.35 MB
|
White Paper
|
This is the evaluation board for the 9FGV1006 programmable PhiClockTM generator. It provides a convenient way of configuring and programming the blank parts for the...
Schematic symbols, PCB footprints, and 3D CAD models from SamacSys can be found by clicking on products in the Product Options table. If a symbol or model isn't available, it can be requested directly from the website.
IDT’s chief PCIe system architect explains the fundamental difference in reference clock jitter budgets between the first three generations of the specification and those of Gen4 and Gen5 which raise new challenges for designers.
Solving Common Issues with Respect to PCIe Timing Design on the Modern Server System | Blog Post | Apr 14, 2022 | |
Faster Timing Design and Accurate Performance Testing with Jitter Measurement Utility | Blog Post | Jun 14, 2019 | |
Comparing and Contrasting PCIe and Ethernet Clock Jitter Specifications | Blog Post | May 22, 2018 | |
IDT Extends Leadership in Datacenter and Networking Systems with Launch of Its Latest PCI Express Timing Devices | News | May 1, 2018 | |
IDT Announces World’s Lowest-power PCI Express Timing Family | News | Aug 16, 2012 |