The ISL33001 two-channel bus buffer provides the buffering necessary to extend the bus capacitance beyond the 400pF maximum specified by the I2C specification. In addition, the ISL33001 features rise time accelerator circuitry to reduce power consumption from passive bus pull-up resistors and improve data-rate performance. The device also includes hot-swap circuitry to prevent corruption of the data and clock lines when I2C devices are plugged into a live backplane. The ISL33001 operates at supply voltages from +2.3V to +5.5V at a temperature range of -40 °C to +85 °C.
Title | Type | Date | |
---|---|---|---|
PDF1.15 MB
|
Datasheet
|
||
PDF303 KB
|
Application Note
|
||
Brochure
|
|||
PA22010 - Datasheet specification change for listed Renesas ISL33001*, ISL33002*, ISL33003* Products PDF164 KB
|
Product Advisory
|
||
PDF363 KB
|
Product Advisory
|
||
PDF202 KB
|
Product Change Notice
|
||
PDF326 KB
|
Product Change Notice
|
||
PDF266 KB
|
Product Change Notice
|
||
PDF106 KB
|
Product Change Notice
|
||
PDF173 KB
|
Product Change Notice
|
||
PDF84 KB
|
Product Change Notice
|
||
PDF152 KB
|
Product Change Notice
|
||
PDF117 KB
|
Product Change Notice
|
The ISL33001MSOPEVAL1Z evaluation board is designed to provide a quick and easy method for evaluating the ISL33001 two-channel bus buffer with rise time accelerators...
Schematic symbols, PCB footprints, and 3D CAD models from SamacSys can be found by clicking on products in the Product Options table. If a symbol or model isn't available, it can be requested directly from the website.