Overview

Description

The 72V3611 is a 64 x 36 3.3V Sync FIFO memory which supports clock frequencies up to 67MHz and has read access times as fast as 10ns. Communication between each port can take place through two 36-bit mailbox registers. Two or more devices may be used in parallel to create wider data paths. The clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.

Features

  • Free-running CLKA and CLKB may be asynchronous or coincident
  • Synchronous data buffering from Port A to Port B
  • Mailbox bypass register in each direction
  • Programmable Almost-Full (AF) and Almost-Empty (AE) flags
  • Microprocessor Interface Control Logic
  • Full Flag (FF) and Almost-Full (AF) flags synchronized by CLKA
  • Empty Flag (EF) and Almost-Empty (AE) flags synchronized by CLKB
  • Passive parity checking on each Port
  • Parity Generation can be selected for each Port
  • Available in 132-pin PQFP and 120-pin TQFP packages
  • Industrial temperature range (–40C to +85C) is available

Documentation

Title Type Date
PDF145 KB
Datasheet
PDF86 KB
End Of Life Notice
PDF123 KB
Guide
PDF24 KB
Product Change Notice
PDF1.50 MB
Product Change Notice
PDF252 KB
Product Change Notice
PDF164 KB
Product Change Notice
PDF16 KB
Product Change Notice
PDF290 KB
Product Change Notice
PDF80 KB
Product Change Notice
PDF26 KB
Product Change Notice
PDF25 KB
Product Change Notice
PDF150 KB
Product Change Notice
PDF65 KB
Product Change Notice
PDF150 KB
Product Change Notice
PDF40 KB
Product Change Notice
PDF274 KB
Product Change Notice
PDF44 KB
Product Change Notice

Design & Development

Software & Tools

Software Downloads

Title Type Date
PDF86 KB
End Of Life Notice

Models

Models

Title Type Date
ZIP11 KB
Model - IBIS
Model - SPICE

Support