Overview

Description

The IDT 5P49V5901 is low-power programmable clock generator with best-in-class jitter performance and design flexibility with universal outputs capable of generating any output frequency. The 5P49V5901 is intended for high performance consumer, networking, industrial, computing, and data-communications applications. Configurations may be stored in on-chip One-Time Programmable (OTP) memory or changed using I2C interface. This is IDTs fifth generation of programmable clock technology (VersaClock 5).The frequencies are generated from a single reference clock or crystal input. A glitchless manual switchover function allows one of the redundant clock inputs to be selected during normal operation.
 
Two select pins allow up to 4 different configurations to be programmed and accessible using processor GPIOs or bootstrapping. The different selections may be used for different operating modes (full function, partial function, partial power-down), regional standards (US, Japan, Europe) or system production margin testing. The device may be configured to use one of two I2C addresses to allow multiple devices to be used in a system.
 

Features

  • 4 differential outputs LVPECL, LVDS, HCSL - or 8 LVCMOS outputs
  • In-system programmable with 4 independent Output Frequencies
  • Up to 350 MHz input/output frequencies
  • Also supports crystal input
  • Stores 4 different configurations in OTP non-volatile memory
  • < 100 mW core power (at 3.3V)
  • < 0.7 ps RMS phase jitter (typ)
  • Meets PCIe® Gen1/2/3, USB 3.0, 1/10 GbE clock requirements
  • 1.8 / 2.5 / 3.3V core and output voltages
  • 4x4 mm 24-ld VFQFPN
  • -40° to +85°C operating temperature range

Documentation

Title Type Date
PDF489 KB
Datasheet
PDF686 KB
Application Brief
PDF348 KB
Application Note
PDF1.17 MB
Application Note
PDF486 KB
Application Note
PDF255 KB
Application Note
PDF717 KB
Application Note
PDF307 KB
Application Note
PDF144 KB
Application Note
PDF176 KB
Application Note
PDF170 KB
Application Note
PDF146 KB
Application Note
PDF133 KB
Application Note
PDF495 KB
Application Note
PDF565 KB
Application Note
PDF438 KB
Application Note
PDF137 KB
Application Note
PDF1.25 MB
Manual - Development Tools
PDF549 KB
Manual - Development Tools
PDF725 KB
Manual - Hardware
PDF2.04 MB
Manual - Software
PDF392 KB
Overview
PDF1.83 MB
Overview
PDF469 KB
Product Brief
PDF734 KB
Product Change Notice
PDF726 KB
Product Change Notice
PDF725 KB
Product Change Notice
PDF5.71 MB
Product Change Notice
PDF5.61 MB
Product Change Notice
PDF983 KB
Product Change Notice
PDF344 KB
Product Change Notice
PDF243 KB
Product Change Notice
PDF30 KB
Schematic
PDF844 KB
Schematic
PDF238 KB
Technical Brief

Design & Development

Software & Tools

Software Downloads

Title Type Date
ZIP18.02 MB
Software & Tools - Other
TCP2.94 MB
Software & Tools - Other

Boards & Kits

Boards & Kits

Models

Models

Title Type Date
Model - IBIS

Videos & Training

VersaClock® 5 Low Power Programmable Clock Generators by IDT
Description
VersaClock® 5 is a low power programmable clock generator with best in class jitter performance with less than 0.7 psec RMS phase jitter from 12 KHz to 20 MHz. The highly-integrated device consolidates four differential or eight single-ended clock generators, and can store up to four different configuration settings, helping to minimize board space and bill-of-materials. The high-performance clock generator operates at less than 100 mW core power (50 percent lower than competing devices), helping to ease system thermal constraints, reduce operating power expenses. 
 
VersaClock 5 can take a crystal or a clock input. It has 4 fractional output dividers which allow programming of 4 independent frequencies up to 350 MHz. The four universal output pairs are independently configurable as HCSL, LVPECL, LVDS, or dual LVCMOS outputs. It also features a reference clock output. The fractional output dividers driving each output pair are easily programmed via I2C while the device is operating in the system, lending itself to system tuning and margin testing. Unlimited in-system reprogramming is possible via I2C, whereas four banks of one-time programmable non-volatile memory provide flexibility for multi-project inventory consolidation or design changes in field or production units. Upon request, devices may be factory-programmed to the customer's desired configuration.
 
Presented by Baljit Chandhoke, Product Marketing Manager at Integrated Device Technology, Inc. To learn more about IDT's VersaClock programmable clock generators, visit www.idt.com/go/VersaClock5.
 
 
 
Transcript
Hello, my name is Baljit Chandhoke and I’m the Product Marketing Manager of Timing Products at IDT.  Today, I will give you a brief introduction of our new low power programmable clock family, VersaClock 5.
 
VersaClock 5 is a low power, programmable clock generator with best in class jitter performance with less than .7ps RMS phase jitter from 12KHZ to 20MHz. The highly integrated device consolidates four differential or eight single-ended clock generators and can store up to four different configuration settings, helping to minimize board space and bill of materials. It also has a buffered reference clock output. 
 
The high performance clock generator operates at less than 100mW core power, 50% lower than competing devices, with typical total device power of 300mW with all outputs operational, helping to ease system tunnel constraints and reduce operating power expenses. VersaClock 5 has four universal output pairs.  Each output pair can be configured as HCSL, LVPECL, LVDS, or two LVCMOS outputs.  VersaClock 5 has in-system, programmable clock generator via I2C as well as IDT’s Timing Commander Software.
 
This slide shows the block diagram of VersaClock 5.  VersaClock 5 can take a crystal or clock input.  It has four fractional output dividers, which allow programming of four independent frequencies, up to 350MHz. The four universal output pairs are independently configurable as HCSL, LVPECL, LVDS or dual LVCS outputs. It also features a reference clock output.  The fractional output dividers driving each output pair are easily programmed via I2C, while the device is operating in the system, enabling system tuning and margin testing.  Unlimited in-system reprogramming is possible via I2C, whereas four banks of one-time programmable non-volatile memory provide flexibility for multi-project imagery consolidation or design changes in field. Upon request, the devices may be factory programmed to customer’s desired configuration.
 
VersaClock 5 has excellent phase jitter performance with 610fsec RMS phase jitter, as shown on the phase noise plot.  With RMS phase jitter less than .7ps or the full 12KHz to 20MHz integration range, the new device meets the stringent jitter requirements of PCI Express Gen 1, Gen 2, and Gen 3, as well as USB3.0 and 1G/10G Ethernet.
 
IDT’s new Timing Commander Software platform enables customers to configure program VersaClock 5 with an intuitive and flexible graphical user interface, as you see on the slide.  You can program the four fractional output dividers, providing four independent output frequencies with 0 ppm error.  You can configure universal output pairs as differential LVDs, HCSL, LVPECL, or two single unit outputs, as well as program each output independently with spread spectrum, if needed.
 
VersaClock 5 is useful in high-end consumer applications, networking applications, computing applications, industrial communications, broadcast radio and medical applications.
 
The block diagram shows a typical application of VersaClock 5, which has a 125 LVPECL output for gigabit Ethernet,  a 156.25MHz LVDS output for 10 gig Ethernet and a 100MHz HCSL output for PCIe Gen3, as well as a 25MHz reference output.  With all the different outputs operational and the cross-talk – including the cross-talk, we get 700fsec integrated phase jitter from 12KHz to 20MHz. The key application issues solved by VersaClock 5 are shown on the slide. 
 
In summary, VersaClock 5 is a low-power, programmable clock generator with best-in-class performance and design flexibility.  It has excellent phase jitter performance.  Our wide range of frequencies provides design flexibility with less than .7ps RMS phase jitter from 12KHz to 20MHz. VersaClock 5 has significantly less power consumption, which enables easing thermal constraints in the system. IDT VersaClock 5 programmable clocks are ideal clocking solutions for a wide range of applications replacing crystal oscillators, clock generators – allowing for in-system programming, saving BOM and board space, as well as improving time to market and shortening design time.  IDT VersaClock 5 provides industry’s most versatile, low-power clock generation solution for consumer, computing, industrial, communications and networking applications.
 
We have complete product support for VersaClock 5.  We have a product brief, product data sheet, programming guide, elevation board with user’s manual, Timing Commander Software with user’s manual, product radio reference schematic available at the link shown on the slide. www.idt.com/go/VersaClock5
Thank you for your time.