概要

説明

The RMQC4A1836DGBA is a 524, 288-word by 36-bit and the RMQC4A1818DGBA is a 1, 048, 576-word by 18-bit synchronous quad data rate static RAM fabricated with advanced CMOS technology using full CMOS six-transistor memory cell. It integrates unique synchronous peripheral circuitry and a burst counter. All input registers are controlled by an input clock pair (K and /K) and are latched on the positive edge of K and /K. These products are suitable for applications which require synchronous operation, High-Speed, low voltage, high density and wide bit configuration. These products are packaged in 165-pin plastic FBGA package.

特長

  • Power Supply 1.8 V for core (VDD), 1.4 V to VDD for I/O (VDDQ)
  • Clock Fast clock cycle time for high bandwidth Two input clocks (K and /K) for precise DDR timing at clock rising edges only Two input clocks for output data (C and /C) to minimize clock skew and flight time mismatches Two output echo clocks (CQ and /CQ) simplify data capture in high-speed systems Clock-stop capability with μs restart
  • I/O Common data input/output bus Pipelined double data rate operation HSTL I/O User programmable output impedance PLL circuitry for wide output data valid window and future frequency scaling
  • Function Two-tick burst for low DDR transaction size Internally self-timed write control Simple control logic for easy depth expansion JTAG 1149.1 compatible test access port
  • Package 165 FBGA package (13 x 15 x 1.4 mm)

ドキュメント

分類
日付
PDF 848 KB データシート
PDF 568 KB 英語 ガイド
PDF 4.87 MB 英語 製品変更通知
PDF 1.79 MB カタログ
PDF 3.82 MB 英語 製品変更通知
PDF 1.91 MB 英語 製品変更通知
PDF 804 KB その他資料
PDF 1.02 MB マニュアル-開発ツール
8 items

設計・開発

モデル

モデル

分類 日付
BSDL 13 KB 英語 モデル-IBIS
VP 116 KB 英語 モデル-IBIS
VP 102 KB 英語 モデル-IBIS
IBS 1.79 MB 英語 モデル-IBIS
4 items