Overview
Description
13-bit to 26-bit registered buffer designed for 2.3V-2.7V VDD for PC1600 - PC2700 and 2.5V-2.7V VDD for PC3200, and supports low standby operation. All data inputs and outputs are SSTL_2 level compatible with JEDEC standard for SSTL_2.
Features
- Differential clock signals
- Meets SSTL_2 signal data
- Supports SSTL_2 class I specifications on outputs
- Low-voltage operation
- VDD = 2.3V to 2.7V
- Available in 64 pin TSSOP and 56 pin MLF packages
- Exceeds ICSSSTVN16859 performance
Comparison
Applications
Documentation
= Featured Documentation
Log in required to subscribe
|
|
|
---|---|---|
Type | Title | Date |
Datasheet | PDF 422 KB | |
End Of Life Notice | PDF 160 KB | |
Product Change Notice | PDF 611 KB | |
Product Change Notice | PDF 611 KB | |
Product Change Notice | PDF 95 KB | |
Product Change Notice | PDF 50 KB | |
Product Change Notice | PDF 361 KB | |
7 items
|
Design & Development
Models
ECAD Models
Schematic symbols, PCB footprints, and 3D CAD models from SamacSys can be found by clicking on products in the Product Options table. If a symbol or model isn't available, it can be requested directly from the website.