Overview
Description
The IDT9173B provide the analog PLL circuit blocks to implement a frequency multiplier. Because the device is configured to use an external divider in the PLL clock feedback path, a large divider can be used to result in a large frequency multiplication ratio. This is useful when using a low frequency input clock to generate a high frequency output clock. The IDT9173B contains a phase detector, charge pump, loop filter, and voltage-controlled oscillator (VCO). The IDT674-01 can be used as the external feedback divider.
Features
- Phase-detector/VCO circuit block
- Ideal for genlock system
- Reference clock range 12 kHz to 1 MHz for full output clock range
- Output clock range of 1.25 to 75 MHz (-01), and 0.625 to 37.5 MHz (-15). See "Allowable Input Frequency to Output Frequency" table for conditions
- On-chip loop filter
- Single 5 V power supply
- Low power CMOS technology
- 8-pin SOIC package
Comparison
Applications
Documentation
= Featured Documentation
Log in required to subscribe
|
|
|
---|---|---|
Type | Title | Date |
Datasheet | PDF 253 KB | |
End Of Life Notice | PDF 160 KB | |
Product Change Notice | PDF 611 KB | |
Product Change Notice | PDF 611 KB | |
Product Change Notice | PDF 95 KB | |
Product Change Notice | PDF 50 KB | |
Product Change Notice | PDF 361 KB | |
Product Change Notice | PDF 254 KB | |
8 items
|
Design & Development
Models
ECAD Models
Schematic symbols, PCB footprints, and 3D CAD models from SamacSys can be found by clicking on products in the Product Options table. If a symbol or model isn't available, it can be requested directly from the website.