概要

説明

The 9DB823 is compatible with the Intel DB800Q Differential Buffer Specification. This buffer provides 8 PCI-Express SRC or 8 QPI clocks. The 9DB823 is driven by a differential output pair from a CK410B+ or CK509B main clock generator.

特長

  • 8 - 0.7 V HCSL differential output pairs
  • Phase jitter: PCIe Gen2 < 3.1 ps rms
  • Phase jitter: PCIe Gen1 < 86 ps peak to peak
  • Supports zero delay buffer mode and fanout mode
  • Bandwidth programming available
  • 50-140 MHz operation in PLL mode
  • 33-400 MHz operation in Bypass mode

製品比較

アプリケーション

ドキュメント

設計・開発

モデル

ビデオ&トレーニング

PCIe Clocking Architectures (Common and Separate)

This is the first video in our PCIe series. In this video, we define PCIe architectures, focusing on common and separate clock architectures. Watch the rest of the video series below where Ron will cover the impact of different timing architectures.

Watch the Video Series Below