
Renesas clock dividers (clock frequency dividers) provide an output clock signal that is a divided frequency of the input. They can also be used as clock buffers and make multiple copies of the output frequency. Clock divider devices, when used in divide-by-1 mode, can also function as a fanout buffer.
The Renesas "8" series of fanout buffers and clock dividers feature fully differential internal architecture, even devices with single-ended I/Os. This improves jitter due to inherent common-mode noise rejection and improves output skew. The differential circuitry is constant-current and therefore injects less noise into system power supplies than single-ended solutions, reducing EMI compliance concerns.
Function |
Outputs (#) |
Output Type |
Output Freq Range (MHz) |
Input Freq (MHz) |
Inputs (#) |
Input Type |
Output Banks (#) |
Core Voltage (V) |
Output Voltage (V) |
Divider Value |
Output Skew (ps) |
Additive Phase Jitter Typ RMS (fs) |
Pkg. Dimensions (mm) |
Temp. Range |
Pkg. Type |
Lead Count (#) |
105°C Max. Case Temp. |
|
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
Part Number | ||||||||||||||||||
Programmable Low Additive Jitter 2:8 Buffer with Dividers and Universal Outputs | Buffer, Divider | 8 | CML, HCSL, LVDS, LVPECL | 0.000001 - 700 | 0.000001 - 700 | 2 | LVCMOS, LVDS, LVHSTL, LVPECL | 2 | 1.8, 2.5, 3.3 | 1.5, 1.8, 2.5, 3.3 | 2, 511 | 100 | 60 | 5.0 x 5.0 x 0.9 | -40 to 85°C | VFQFPN | 32 |
Description
Overview of IDT's single-ended fanout buffers and single-ended fanout dividers. Fanout buffers are a useful building block of many clock trees, providing signal buffering and multiple low-skew copies of the input signal. The clock fanout from a single input reduces loading on the preceding driver and provides an efficient clock distribution network. Presented by Vik Chaudhry, technical marketing manager at IDT. For more information about IDT's rich portfolio of clock IC timing solutions, visit www.idt.com/go/clocks.
Transcript