The M2050/51/52/53 is a VCSO (Voltage Controlled SAW Oscillator) based clock PLL designed for FEC clock ratio translation in 10Gb optical systems such as 10GbE 64b/66b. It supports both mapping and de-mapping of 64b/66b encoding and FEC (Forward Error Correction) clock multiplication ratios. The ratios are pin-selected from pre-programming look-up tables.
Schematic symbols, PCB footprints, and 3D CAD models from SamacSys can be found by clicking on products in the Product Options table. If a symbol or model isn't available, it can be requested directly from the website.
Pkg. Type |
Lead Count (#) |
Temp. Grade |
Pb (Lead) Free |
Carrier Type |
Buy / Sample |
|
---|---|---|---|---|---|---|
Part Number | ||||||
CLCC | 36 | C | Yes | Tube | ||
CLCC | 36 | C | Yes | Reel | ||
CLCC | 36 | C | Yes | Tube | ||
CLCC | 36 | C | Yes | Reel | ||
CLCC | 36 | I | Yes | Tube | ||
CLCC | 36 | I | Yes | Reel |