Line Card Synchronizer for IEEE 1588 - Eight Channels
ページセクションへ移動：
Back to top
ECADモデルを調べる
概要
Description
The 8A34011 Line Card Synchronizer for IEEE 1588 regenerates and distributes ultra-low jitter; precision timing signals that are locked to IEEE 1588 and Synchronous Ethernet (SyncE) reference sources elsewhere in a system. The device can be used to precisely synchronize IEEE 1588 Time Stamp Units (TSUs) and SyncE ports on line cards or daughter cards that are connected with synchronization sources across backplanes or other media that introduce clock propagation delays. Digital PLLs (DPLLs) support hitless reference switching between references from redundant timing sources. The device can be used to actively measure and compensate for clock propagation delays across backplanes and across circuit boards to ensure the distribution of accurate time and phase with minimal time error between IEEE 1588 TSUs in a system. The device supports multiple independent timing channels for: IEEE 1588 clock synthesis; SyncE clock generation; jitter attenuation and universal frequency translation. Input-to-input, input-to-output and output-to-output phase skew can all be precisely managed. The device outputs ultra-low-jitter clocks that can directly synchronize SERDES running at up to 28Gbps; as well as CPRI/OBSAI, SONET/SDH and PDH interfaces and IEEE 1588 TSUs.
To see other devices in this product family, visit the ClockMatrix Timing Solutions page.
特長
- Eight independent timing channels
- Jitter output below 150fs RMS (typical)
- Digital PLLs (DPLLs) lock to any frequency from 1kHz to 1GHz
- DPLLs / Digitally Controlled Oscillators (DCOs) generate any frequency from 0.5Hz to 1GHz
- DCO outputs can be aligned in phase and frequency with the outputs of any DPLL or DCO
- DPLLs comply with ITU-T G.8262 for Synchronous Ethernet (SyncE)
- IEEE 1588 Support:
- Precise (1ps) resolution for phase measurement and control
- All outputs/inputs can be configured to decode/encode PWM clock signals
- PWM can be used to transmit and receive embedded frame and sync pulses; as well as Time of Day (ToD) and other data
- Supports up to 8 differential or 16 single-ended reference clock inputs
- Supports up to 12 differential outputs or 24 LVCMOS outputs
- Reference monitors qualify/disqualify references depending on LOS, activity, frequency monitoring and/or LOS input pins
- Automatic reference selection state machines select the active reference for each DPLL based on the reference monitors, priority tables, revertive / non-revertive and other programmable settings
- Device requires a crystal oscillator or fundamental-mode crystal: 25MHz to 54MHz
- Serial processor ports support 1MHz I2C or 50MHz SPI
- The device can configure itself automatically after reset via:
- Internal Customer-programmable One-Time Programmable memory
- Standard external I2C EPROM via separate I2C Master Port
ドキュメント
| タイトル | 分類 | 日付 | |
|---|---|---|---|
PDF1.91 MB
|
データシート
|
||
PDF84 KB
|
アプリケーションノート
|
||
PDF193 KB
|
アプリケーションノート
|
||
PDF144 KB
|
アプリケーションノート
|
||
PDF1.16 MB
|
アプリケーションノート
|
||
PDF1.92 MB
|
アプリケーションノート
|
||
PDF2.13 MB
|
アプリケーションノート
|
||
PDF231 KB
|
アプリケーションノート
|
||
PDF1.62 MB
|
アプリケーションノート
|
||
PDF354 KB
|
アプリケーションノート
|
||
PDF148 KB
|
アプリケーションノート
|
||
PDF390 KB
|
アプリケーションノート
|
||
PDF880 KB
|
アプリケーションノート
|
||
PDF584 KB
|
アプリケーションノート
|
||
PDF162 KB
|
アプリケーションノート
|
||
PDF739 KB
|
アプリケーションノート
|
||
PDF633 KB
|
アプリケーションノート
|
||
PDF479 KB
|
アプリケーションノート
|
||
PDF442 KB
|
アプリケーションノート
|
||
PDF566 KB
|
アプリケーションノート
|
||
PDF976 KB
|
アプリケーションノート
|
||
PDF659 KB
|
アプリケーションノート
|
||
PDF324 KB
|
アプリケーションノート
|
||
PDF38 KB
|
デバイスエラッタ
|
||
PDF10.53 MB
|
ガイド
|
||
PDF2.35 MB
|
ガイド
|
||
PDF213 KB
|
ガイド
|
||
PDF143 KB
|
ガイド
|
||
PDF2.35 MB
|
ガイド
|
||
PDF2.67 MB
|
マニュアル－ハードウェア
|
||
XLSX321 KB
|
その他資料
|
||
PDF320 KB
|
概要
|
||
PDF135 KB
|
製品変更通知
|
||
PDF113 KB
|
製品変更通知
|
||
PDF301 KB
|
製品変更通知
|
||
PDF123 KB
|
製品変更通知
|
||
PDF435 KB
|
製品変更通知
|
||
PDF103 KB
|
リリースノート
|
||
PDF288 KB
|
回路図
|
||
PDF400 KB
|
ホワイトペーパー
|
設計・開発
ソフトウェア／ツール
モデル
ECADモデル
[製品選択]テーブル内の製品名をクリックするとSamacSysが提供する回路図シンボル、PCBフットプリント、3D CADモデルがご確認いただけます。 お探しのシンボルやモデルが見つからない場合、Webサイトから直接リクエストできます。
製品選択
Processing table
| -40 to 85°C | Tray | サンプルを入手, | |
| -40 to 85°C | Reel |
Tips for Using This Parametric Table:
- Hide Filters button in header: Collapse or expands filters
- Column sort buttons in header: Sort Column alphabetically / numerically descending or ascending
- Reset button in header: Reset all filters to the page default
- Full Screen button in header: Expand the table to full screen view (user must close out of full screen before they can interact with rest of page)
- Export button in header: Export the filtered results of the table to an Excel document
- Filter parts search bar in header: Type to filter table results by part number
- Hide column button in column headers: Select to hide columns in table
- AND / OR toggle switches in header: Toggles the logic of this particular filter to be “AND” or “OR” logic for filtering results
- Multiselect checkboxes at beginning of each row in table: Select these checkboxes to compare products against each other
- Document icon next to product name in row: View the featured document for this product
- Chip icon next to the right of the document icon in row: View the block diagram for this product
- Cart icon to the right of the chip icon: Indicates that samples are available for this product
play_circle_filledビデオ&トレーニング
IDT ClockMatrix™ Timing Solution for 100Gbps Interface Speeds (IEEE 1588, OTN, and SyncE)
Introducing the IDT ClockMatrix™ family of devices - high-performance, precision timing solutions designed to simplify clock designs for applications with up to 100 Gbps interface speeds.
They can be used anywhere in a system to perform critical timing functions, such as clock generation, frequency translation, jitter attenuation and phase alignment. A range of devices in the family support BBU, OTN, SyncE, synthesizer and jitter attenuator applications with several density options for each.
For more information, visit www.idt.com/clockmatrix.
Video List
