The 8A34044 Multichannel Digital PLL / Digitally Controlled Oscillator (DPLL/DCO) provides tools to manage timing references, clock conversion and timing paths for common communications protocols such as: Synchronous Ethernet (SyncE), Optical Transport Network (OTN) and Common Public Radio Interface (CPRI). The device can be used to synchronize communication ports on line cards or daughter cards that are connected with synchronization sources across backplanes or other media. Digitally Controlled Oscillators (DCOs) are available to be controlled by OTN clock recovery servo software running on an external processor. Digital PLLs (DPLLs) support filtering of gapped clocks for OTN; and hitless reference switching between references from redundant timing sources. The device supports multiple independent timing channels for: clock generation; jitter attenuation and universal frequency translation. Input-to-input, input-to-output and output-to-output phase skew can all be precisely managed. The device outputs ultra-low-jitter clocks that can directly synchronize SERDES running at up to 28Gbps; as well as CPRI/OBSAI, SONET/SDH and PDH interfaces.
To see other devices in this product family, visit the ClockMatrix Timing Solutions page.
タイトル | 分類 | 日付 | |
---|---|---|---|
PDF1.80 MB
|
データシート
|
||
PDF1.16 MB
|
アプリケーションノート
|
||
PDF1.92 MB
|
アプリケーションノート
|
||
PDF231 KB
|
アプリケーションノート
|
||
PDF1.62 MB
|
アプリケーションノート
|
||
PDF148 KB
|
アプリケーションノート
|
||
PDF390 KB
|
アプリケーションノート
|
||
PDF880 KB
|
アプリケーションノート
|
||
PDF584 KB
|
アプリケーションノート
|
||
PDF162 KB
|
アプリケーションノート
|
||
PDF976 KB
|
アプリケーションノート
|
||
PDF659 KB
|
アプリケーションノート
|
||
PDF324 KB
|
アプリケーションノート
|
||
PDF38 KB
|
デバイスエラッタ
|
||
PDF10.53 MB
|
ガイド
|
||
PDF2.35 MB
|
ガイド
|
||
PDF213 KB
|
ガイド
|
||
PDF143 KB
|
ガイド
|
||
PDF2.35 MB
|
ガイド
|
||
PDF5.61 MB
|
マニュアル-ハードウェア
|
||
XLSX321 KB
|
その他
|
||
PDF320 KB
|
概要
|
||
PDF135 KB
|
製品変更通知
|
||
PDF113 KB
|
製品変更通知
|
||
PDF301 KB
|
製品変更通知
|
||
PDF123 KB
|
製品変更通知
|
||
PDF435 KB
|
製品変更通知
|
||
PDF103 KB
|
リリースノート
|
||
PDF98 KB
|
回路図
|
This is the evaluation kit for the IDT 8A34044 ClockMatrix Multichannel DPLL / DCO. The 8A34044 provides eight independent timing channels. Four of the channels can be...
[製品選択]テーブル内の製品名をクリックするとSamacSysが提供する回路図シンボル、PCBフットプリント、3D CADモデルがご確認いただけます。 お探しのシンボルやモデルが見つからない場合、Webサイトから直接リクエストできます。
The ClockMatrix family of devices are high-performance, precision timing solutions designed to simplify clock designs for applications with up to 100 Gbps interface speeds. They can be used anywhere in a system to perform critical timing functions, such as clock generation, frequency translation, jitter attenuation and phase alignment. A range of devices in the family support BBU, OTN, SyncE, synthesizer and jitter attenuator applications with several density options for each.
The 8A3404x Multichannel Digital PLL / Digitally Controlled Oscillator (DPLL/DCO) family provides tools to manage timing references, clock conversion and timing paths for common communications protocols such as: Synchronous Ethernet (SyncE), Optical Transport Network (OTN) and Common Public Radio Interface (CPRI). The device can be used to synchronize communication ports on line cards or daughter cards that are connected with synchronization sources across backplanes or other media. Digitally Controlled Oscillators (DCOs) are available to be controlled by OTN clock recovery servo software running on an external processor. Digital PLLs (DPLLs) support filtering of gapped clocks for OTN; and hitless reference switching between references from redundant timing sources.
The device supports multiple independent timing channels for: clock generation; jitter attenuation and universal frequency translation. Input-to-input, input-to-output and output-to-output phase skew can all be precisely managed. The device outputs ultra-low-jitter clocks that can directly synchronize SERDES running at up to 28Gbps; as well as CPRI/OBSAI, SONET/SDH and PDH interfaces
For more information, visit www.idt.com/clockmatrix.