The 82P33813 Synchronization Management Unit (SMU) provides tools to manage timing references, clock sources and timing paths for IEEE 1588 / Precision Time Protocol (PTP) and Synchronous Ethernet (SyncE) based clocks. The device supports up to three independent timing paths that control: PTP clock synthesis; SyncE clock generation; and general purpose frequency translation. The device supports physical layer timing with Digital PLLs (DPLLs) and it supports packet based timing with Digitally Controlled Oscillators (DCOs). Input-to- input, input-to-output and output-tooutput phase skew can all be precisely managed. The device outputs low-jitter clocks that can directly synchronize lower-rate Ethernet interfaces; as well as CPRI/OBSAI, SONET/SDH and PDH interfaces and IEEE 1588 Time Stamp Units (TSUs).

特性

  • SMU allows any IEEE 1588 software, running on an external processor, to control the generation of electical clocks, and to access and control physical layer synchronization
  • Supports Telecom Boundary Clock (T-BC) and Telecom Time Slave Clock (T-TSC) applications per G.8273.2 with physical layer frequency support to the DCOs
  • Physical layer clocks comply with ITU-T G.8262 for Synchronous Ethernet Equipment Clock (EEC), and G.813 for Synchronous Equipment Clock (SEC), and Telcordia GR-253-CORE for Stratum 3 and SONET Minimum Clock (SMC)
  • System-wide precise 1PPS (Pulse Per Second) edge alignment is supported with programmable input-to-input, input-to-output and output-to-output phase delays: sub-ns resolution
  • 24 hour time holdover is supported by DCOs with fine frequency resolution (1.7e-16);Generates clocks for: Ethernet, SONET/SDH and PDH interfaces: jitter generation <1 ps RMS (12 kHz to 20 MHz)
  • IEEE 1588 grand master applications are supported by locking to 1 PPS (Pulse Per Second) references from GPS or other GNSS sources
  • Eases local oscillator sourcing by supporting any of eight common TCXO/OCXO frequencies for the System Clock: 10 MHz, 12.8 MHz, 13 MHz, 19.44 MHz, 20 MHz, 24.576 MHz, 25 MHz or 30.72 MHz
  • Automatically loads configuration from an external EPROM after reset without processor intervention
  • 72 pin QFN package

description文档

文档标题 language 类型 文档格式 文件大小 日期
82P33813 Datasheet 数据手册 PDF 1.08 MB
IDT Products for Wired Broadband Applications Application Brief PDF 686 KB
AN-888 SMU for IEEE 1588 and Synchronous Ethernet 82P338xx/339xx Register Map 应用文档 PDF 1.59 MB
AN-807 Recommended Crystal Oscillators for Network Synchronization 应用文档 PDF 148 KB
Procedure to Program Clock Phase Skew of 82P338XX_9XX_r6 应用文档 PDF 755 KB
AN-950 82P338XX/9XX Usage of a SYNC Input for Clock Alignment 应用文档 PDF 324 KB
AN-946 Using a 19.2MHz System Clock with 82P337xx/8xx/9xx 应用文档 PDF 249 KB
AN-828 Termination - LVPECL 应用文档 PDF 322 KB
AN-901 How to Implement Master/Slave for SETS and SMU Devices on Timing Redundancy Designs 应用文档 PDF 606 KB
AN-927 Reducing Power Dissipation 82P33813 应用文档 PDF 293 KB
AN-844 Termination - AC Coupling Clock Receivers 应用文档 PDF 170 KB
AN-845 Termination - LVCMOS 应用文档 PDF 146 KB
AN-846 Termination - LVDS 应用文档 PDF 133 KB
AN-842 Thermal Considerations in Package Design and Selection 应用文档 PDF 495 KB
AN-840 Jitter Specifications for Timing Signals 应用文档 PDF 442 KB
AN-838 Peak-to-Peak Jitter Calculations 应用文档 PDF 115 KB
AN-839 RMS Phase Jitter 应用文档 PDF 233 KB
AN-835 Differential Input with VCMR being VIH Referenced 应用文档 PDF 160 KB
AN-836 Differential Input to Accept Single-ended Levels 应用文档 PDF 120 KB
AN-815 Understanding Jitter Units 应用文档 PDF 565 KB
AN-827 Application Relevance of Clock Jitter 应用文档 PDF 1.15 MB
AN-801 Crystal-High Drive Level 应用文档 PDF 202 KB
AN-805 Recommended Ferrite Beads 应用文档 PDF 121 KB
AN-806 Power Supply Noise Rejection 应用文档 PDF 438 KB
ITU-T Profiles for IEEE 1588 白皮书 PDF 1.17 MB
PCN# : A1904-01 Add Greatek, Taiwan as an Alternate Assembly Facility 产品变更通告 PDF 983 KB
PCN# : A1611-02 Add JCET China as Alternate Assembly and Change of Material Set at Alternate Assembly Location 产品变更通告 PDF 583 KB
Timing Fabric for Next Generation Communications Equipment Overview 概览 PDF 1.31 MB
IDT Clock Generation Overview 概览 PDF 1.83 MB
Timing Fabric for Communications Equipment Overview 概览 PDF 263 KB

file_download下载

文档标题 language 类型 文档格式 文件大小 日期
Timing Commander Installer (v1.17) 软件和工具 - 其他 ZIP 18.02 MB
82P33x13 Timing Commander Personality 软件和工具 - 其他 TCP 3.31 MB
82P33xx4 Timing Commander Personality 软件和工具 - 其他 TCP 3.50 MB

memory开发板与套件

器件号 文档标题 类型 Company
82EBP33814 Evaluation Board for 82P33814 Synchronization Management Unit for IEEE 1588 and Synchronous Ethernet 评估 Renesas

print新闻及更多资源

类型 日期 升序排列
IDT RapidIO Development Systems External Link 2017年1月31日
IDT and CERN openlab Mark Milestone for Data Acquisition and Data Center Analytics Applications Used for Large Hadron Collider 新闻中心
Huawei Selects IDT RapidIO Technology for Video Platform 新闻中心
IDT and Prodrive Technologies Partner to Develop 100ns Latency, Energy-Efficient RapidIO Switch Appliance Portfolio 新闻中心
IDT and CERN openlab Engineer Low-Latency RapidIO Platform to Speed and Improve Analytics at Large Hadron Collider and Data Center 新闻中心
IDT Launches Low-Latency Computing Platform to Speed Big Data Analytics and Deep Learning at the Edge of Networks 新闻中心
IDT公司RapidIO解决方案帮助富士通公司实现C-RAN部署 新闻中心
IDT公司推出开放式高性能分析和计算实验室,整合RapidIO互连技术与异构平台 新闻中心
IDT RapidIO Interconnect Enables Orange’s Successful Social Media Analytics Project 新闻中心
IDT Introduces RapidIO®-based Supercomputing and Data Center Reference Platform with 20 Gbps-per-port Switching and Intel Processing 新闻中心
IDT RapidIO® 20 Gbps-per-port Switches Provide High-performance Interconnect for Low-power BrownDwarf Supercomputer 新闻中心
IDT Expands Industry-Leading Switch Portfolio with New Family of Serial RapidIO® Gen2 Switches 新闻中心