Features
- Three Analog Comparators (ACMP)
- Nineteen Combination Function Macrocells
- Three Selectable DFF/LATCH or 2-bit LUTs
- One Selectable Continuous DFF/LATCH or 3-bit LUT
- Four Selectable DFF/LATCH or 3-bit LUTs
- One Selectable Pipe Delay or 3-bit LUT
- One Selectable Programmable Function Generator or 2-bit LUT
- Five 8-bit Delays/Counters or 3-bit LUTs
- Two 16-bit Delays/Counters or 4-bit LUTs
- Two Deglitch Filters with Edge Detectors
- Asynchronous State Machine
- Eight States
- Flexible Input Logic from State Transitions
- Serial Communications
- I2C Protocol Compliant
- Pipe Delay – 16 Stage/3 Output (Part of Combination Function Macrocell)
- Programmable Delay
- Additional Logic Function
- One Inverter
- Two Oscillators (OSC)
- Configurable 25kHz/2MHz
- 25MHz Oscillator
- Power-On Reset (POR)
- Eight Byte RAM + OTP User Memory
- RAM Memory Space that is Readable and Writable via I2C
- User-Defined Initial Values Transferred from OTP
- Logic and Mixed Signal Circuits
- Highly Versatile Macrocells
- Read Back Protection (Read Lock)
- 1.8V (±5%) to 5.0V (±10%) VDD
- 1.8V (±5%) to 5.0V (±10%) VDD2 (VDD2 ≤ VDD)
- Ambient Operating Temperature Range: -40°C to +105°C
- RoHS Compliant/Halogen-Free
- Available Package: 14-pin STQFN: 2.0mm x 2.2mm x 0.55mm, 0.4mm Pitch
Description
The SLG46535-E provides a small, low-power component for commonly used mixed-signal functions. The user creates their circuit design by programming the one-time programmable (OTP) non-volatile memory (NVM) to configure the interconnect logic, the IO pins, and the macrocells of the SLG46535-E. This highly versatile device allows for a wide variety of mixed-signal functions to be designed within a very small, low-power single integrated circuit.
The additional power supply (VDD2) on the SLG46535-E provides the ability to interface two independent voltage domains within the same design. Users can configure pins, dedicated to each power supply, as inputs, outputs, or both (controlled dynamically by internal logic) to both VDD and VDD2 voltage domains. Using the available macrocells, designers can implement mixed-signal functions bridging both domains or simply pass through level translation in both high-to-low and low-to-high directions.
Parameters
| Attributes | Value |
|---|---|
| Nominal VDD | 1.71 - 5.5 |
| VDD2 (V) | 1.71 - 5.5 |
| GPIOs (#) | 11 |
| Special Features | ASM (8 states) |
| ACMP Channels (#) | 3 |
| DCMP | - |
| CNT/DLY (Max) (#) | 7 |
| Look-up Table (LUTs) | 17 |
| DFF (Max) (#) | 8 |
| Pipe Delay | 16-stage |
| # of Programable Delays (#) | 1 |
| Oscillator Type | Conf. OSC, Ring OSC |
| Temp. Range (°C) | -40 to +105°C |
| Interface | I2C |
| Memory Type | OTP |
Package Options
| Pkg. Type | Pkg. Dimensions (mm) | Lead Count (#) |
|---|---|---|
| TQFN | 2.0 x 2.2 | 14 |
Product Comparison
| SLG46535-E | SLG46535 | |
| Temp. Range (°C) | -40 to +105°C | -40 to +85°C |
Applications
- Outdoors Electronics
- Factory Automation
- Servers and Networking Equipment
- Chargers