Renesas Electronics Corporation
Search

9DB833

Active

8-Output 3.3V PCIe Gen1-2-3 Zero Delay/Fanout Buffer

Order Now
NOTICE - The following device(s) are recommended alternatives:
9DBL0841 - 8-Output 3.3V PCIe Zero-Delay/Fanout Clock Buffer
9DBL0851 - 8-Output 3.3V PCIe Zero-Delay/Fanout Clock Buffer
9ZXL0853E - 8-Output DB800ZL PCIe Zero-Delay/Fanout Clock Buffer with SMBus Write Protection

Features

  • Eight 0.7V HCSL differential output pairs
  • Phase jitter: PCIe Gen3 < 1ps rms
  • Phase jitter: PCIe Gen2 < 3.1ps rms
  • Phase jitter: PCIe Gen1 < 86ps peak-to-peak
  • Supports Zero Delay Buffer mode and Fanout mode
  • Bandwidth programming available
  • 3 selectable SMBus Addresses
  • 50MHz to 110MHz operation in PLL mode
  • 5MHz to 166MHz operation in Bypass mode
Find Other Products in Application-Specific Clocks
9DB833 - Block Diagram
9DB833 - Pinout
9DB833 - Block Diagram
9DB833 - Pinout

Description

The 9DB833 zero delay buffer (ZDB) supports PCIe Gen3 requirements while being backward compatible with PCIe Gen2 and Gen1. The 9DB833 is driven by a differential SRC output pair from a 932S421 or 932SQ420 or equivalent main clock generator.

Parameters

Attributes Value
Temp. Range (°C) -40 to 85°C, 0 to 70°C

Package Options

Pkg. Type Pkg. Dimensions (mm) Lead Count (#) Pitch (mm)
TSSOP 12.5 x 6.1 x 1.0 48 0.5

Applied Filters:

Loading
Loading

This is the first video in our PCIe series. In this video, we define PCIe architectures, focusing on common and separate clock architectures. Watch the rest of the video series below where Ron will cover the impact of different timing architectures.

Loading Loading