概览

简介

The ISL6754 is a high performance extension of the Renesas family of Zero-Voltage Switching (ZVS) full-bridge PWM controllers. Like the ISL6752, it achieves ZVS operation by driving the upper bridge FETs at a fixed 50% duty cycle while the lower bridge FETs are trailing-edge modulated with adjustable resonant switching delays. Adding to the ISL6752’s feature set are average current monitoring and soft-start. The average current signal may be used for average current limiting, current sharing circuits and average current mode control. Additionally, the ISL6754 supports both voltage- and current-mode control. The ISL6754 features complemented PWM outputs for Synchronous Rectifier (SR) control. The complemented outputs may be dynamically advanced or delayed relative to the PWM outputs using an external control voltage. This advanced BiCMOS design features precision dead time and resonant delay control, and an oscillator adjustable to 2MHz operating frequency. Additionally, multi-pulse suppression ensures alternating output pulses at low duty cycles where pulse skipping may occur.

特性

  • Adjustable resonant delay for ZVS operation
  • Synchronous rectifier control outputs with adjustable delay/advance
  • Voltage- or current-mode control
  • 3% current limit threshold
  • Adjustable average current limit
  • Adjustable dead time control
  • 175μA start-up current
  • Supply UVLO
  • Adjustable oscillator frequency up to 2MHz
  • Internal over-temperature protection
  • Buffered oscillator sawtooth output
  • Fast current sense to output delay
  • Adjustable cycle-by-cycle peak current limit
  • 70ns leading edge blanking
  • Multi-pulse suppression
  • Pb-free (RoHS compliant)

产品对比

应用

应用

  • ZVS Full-Bridge Converters
  • Telecom and Datacom Power
  • Wireless Base Station Power
  • File Server Power
  • Industrial Power Systems

文档

类型 文档标题 日期
数据手册 PDF 1.43 MB
手册 PDF 5.49 MB 日文
End Of Life Notice PDF 603 KB
应用文档 PDF 1.49 MB
应用文档 PDF 509 KB
应用文档 PDF 397 KB
6 items

设计和开发

开发板与套件

开发板与套件

模型