概览

描述

The 8T74S208C-01 is a high-performance differential LVDS clock divider and fanout buffer. The device is designed for the frequency division and signal fanout of high-frequency, low phase-noise clocks. The 8T74S208C-01 is characterized to operate from a 2.5V power supply. Guaranteed output-to-output and part-to-part skew characteristics make the 8T74S208C-01 ideal for those clock distribution applications demanding well-defined performance and repeatability. The integrated input termination resistors make interfacing to the reference source easy and reduce passive component count. Each output can be individually enabled or disabled in the high-impedance state controlled by a I2C register. On power-up, all outputs are disabled.

特性

  • One differential input reference clock
  • Differential pair can accept the following differential input levels:
    LVDS, LVPECL, CML
  • Integrated input termination resistors
  • Eight LVDS outputs
  • Selectable clock frequency division of ÷1, ÷2, ÷4 and ÷8
  • Maximum input clock frequency: 1GHz
  • LVCMOS interface levels for the control inputs
  • Individual output enabled/ disabled by I2C interface
  • Output skew: 45ps (maximum)
  • Output rise/fall times: 370ps (maximum)
  • Low additive phase jitter, RMS: 96fs (typical)
  • Full 2.5V supply voltage
  • Outputs disabled at power-up
  • Lead-free (RoHS 6) 32-Lead VFQFN packaging
  • -40°C to 85°C ambient operating temperature

文档

文档标题 类型 日期
PDF558 KB
数据手册
PDF1.99 MB
应用文档
PDF170 KB
应用文档
PDF495 KB
应用文档
PDF442 KB
应用文档
PDF153 KB
应用文档
PDF565 KB
应用文档
PDF121 KB
应用文档
PDF217 KB
概览
PDF1.83 MB
概览
PDF728 KB
产品变更通告
PDF983 KB
产品变更通告
PDF583 KB
产品变更通告
PDF36 KB
产品变更通告
PDF596 KB
产品变更通告
PDF544 KB
产品变更通告
PDF761 KB
产品变更通告

设计和开发

模块

支持