概要

説明

The M1033 is a VCSO (Voltage Controlled SAW Oscillator) based clock jitter attenuator PLL designed for clock jitter attenuation and frequency translation. The device is ideal for generating the transmit reference clock for optical network systems supporting up to 2.5Gb data rates. It can serve to jitter attenuate a stratum reference clock or a recovered clock in loop timing mode. The M1033 module includes a proprietary SAW (surface acoustic wave) delay line as part of the VCSO. This results in a high frequency, high-Q, low phase noise oscillator that assures low intrinsic output jitter.

特長

  • Integrated SAW delay line
  • Low phase jitter of
  • Output frequencies of 62.5 to 175 MHz (Specify VCSO output frequency at time of order)
  • LVPECL clock output (CML and LVDS options available)
  • Reference clock inputs support differential LVDS, LVPECL, as well as single-ended LVCMOS, LVTTL
  • Loss of Reference (LOR) output pin
  • Narrow Bandwidth control input (NBW pin)
  • AutoSwitch (AUTO pin) - automatic (non-revertive) reference clock reselection upon clock failure
  • Acknowledge pin (REF_ACK pin) indicates the actively selected reference input
  • Phase Build-out only upon MUX reselection option (PBOM)
  • Pin-selectable feedback and reference divider ratios
  • Single 3.3V power supply
  • Small 9 x 9 mm SMT (surface mount) package

製品比較

アプリケーション

ドキュメント

分類 タイトル 日付
EOL通知 PDF 71 KB
1 item

設計・開発

モデル