概要

説明

The 874003-04 is a high performance Differential-to-LVDS Jitter Attenuator designed for use in PCI Express® systems. In some PCI Express® systems, such as those found in desktop PCs, the PCI Express®TM clocks are generated from a low bandwidth, high phase noise PLL frequency synthesizer. In these systems, a jitter attenuator may be required to attenuate high frequency random and deterministic jitter components from the PLL synthesizer and from the system board. The 874003-04 has a bandwidth of 6.8MHz. The 6.8MHz provides a high bandwidth that can easily track triangular spread profiles, while providing jitter attenuation. The 874003-04 uses IDT's 3rd Generation FemtoClock® PLL technology to achieve the lowest possible phase noise. The device is packaged in a 20 Lead TSSOP package, making it ideal for use in space constrained applications such as PCI Express® add-in cards.

特長

  • Three differential LVDS output pairs
  • One differential clock input
  • CLK/nCLK can accept the following differential input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL
  • Input frequency range: 98MHz to 128MHz
  • Output frequency range: 98MHz to 320MHz
  • VCO range: 490MHz - 640MHz
  • Supports PCI Express® Spread-Spectrum Clocking
  • High PLL bandwidth allows for better input tracking
  • Full 3.3V supply mode
  • 0°C to 70°C ambient operating temperature

製品比較

アプリケーション

ドキュメント

分類 タイトル 日時
EOL通知 PDF 549 KB
EOL通知 PDF 545 KB
EOL通知 PDF 544 KB
製品変更通知 PDF 361 KB
4 items

設計・開発

モデル