概要

説明

The 180-52 generates a low EMI output clock from a clock or crystal input. The device uses IDT's proprietary mix of analog and digital Phase-Locked Loop (PLL) technology to spread the frequency spectrum of the output, thereby reducing the frequency amplitude peaks by several dB. The 180-52 offers center spread selection of +/-0.625% and +/-1.875%. Refer to the MK1714-01/02 for the widest selection of input frequencies and multipliers. IDT offers a complete line of EMI reducing clock generators. Consult us when you need to remove crystals and oscillators from your board.

特長

  • Pin and function compatible to Cypress W180-52
  • Packaged in 8-pin SOIC
  • Provides a spread spectrum output clock
  • Accepts a clock input and provides same frequency dithered output
  • Input frequency of 8 to 15 MHz
  • Peak reduction by 7dB - 14dB typical on 3rd - 19th odd harmonics
  • Spread percentage selection for +/-0.625% and +/-1.875%
  • Operating voltage of 3.3 V and 5 V
  • Advanced, low-power CMOS process

製品比較

アプリケーション

ドキュメント

分類 タイトル 日時
データシート PDF 208 KB
EOL通知 PDF 161 KB
製品変更通知 PDF 439 KB
EOL通知 PDF 161 KB
EOL通知 PDF 159 KB
製品変更通知 PDF 361 KB
製品変更通知 PDF 223 KB
7 items

設計・開発

モデル