## with $\mathrm{V}_{\text {IN }}$ Lockout Select and MOSFET Current Monitor Output

## General Description

The SLG59H1128V is a high-performance, self-powered $13.1 \mathrm{~m} \Omega$ NMOS load switch designed for all 4.5 V to 22 V power rails up to 5 A . Using a proprietary MOSFET design, the SLG59H1128V achieves a stable $13.1 \mathrm{~m} \Omega$ RDS $_{\text {ON }}$ across a wide input voltage range. In combining novel FET design and copper pillar interconnects, the SLG59H1128V package also exhibits a low thermal resistance for high-current operation.
Designed to operate over a $-40{ }^{\circ} \mathrm{C}$ to $85{ }^{\circ} \mathrm{C}$ range, the SLG59H1128V is available in a low thermal resistance, RoHS-compliant, $1.6 \times 3.0 \mathrm{~mm}$ STQFN package.

## Features

- Wide Operating Input Voltage: 4.5 V to 22 V
- Maximum Continuous Current: 5 A
- Automatic nFET SOA Protection
- 10 W SOA Protection Threshold
- High-performance MOSFET Switch Low RDS $_{\mathrm{ON}}$ : $13.1 \mathrm{~m} \Omega$ at $\mathrm{V}_{\mathrm{IN}}=22 \mathrm{~V}$ Low $\Delta \mathrm{RDS}_{\mathrm{ON}} / \Delta \mathrm{V}_{\mathrm{IN}}$ : $<0.05 \mathrm{~m} \Omega / \mathrm{V}$ Low $\Delta \mathrm{RDS}_{\mathrm{ON}} / \Delta \mathrm{T}:<0.06 \mathrm{~m} \Omega /{ }^{\circ} \mathrm{C}$
- 4-Level, Pin-selectable $V_{I N}$ Overvoltage Lockout
- Capacitor-adjustable Inrush Current Control
- Two stage Current Limit Protection:

Resistor-adjustable Active Current Limit Internal Short-circuit Current limit

- Open Drain FAULT Signaling
- Analog MOSFET Current Monitor Output : $10 \mu \mathrm{~A} / \mathrm{A}$
- Fast $4 \mathrm{k} \Omega$ Output Discharge
- Pb-Free / Halogen-Free / RoHS Compliant Packaging


## Pin Configuration



## Applications

- Power-Rail Switching
- Multifunction Printers
- Large-format Copiers
- Telecommunications Equipment
- High-performance Computing $5 \mathrm{~V}, 9 \mathrm{~V}, 12 \mathrm{~V}$, and 20 V Point-of-Load Power Distribution
- Motor Drives

Block Diagram and a 20 V / 3 A Typical Application Circuit


A $22 \mathrm{~V}, 13.1 \mathrm{~m} \Omega, 5$ A Load Switch
with $\mathrm{V}_{\text {IN }}$ Lockout Select and MOSFET Current Monitor Output

## Pin Description

| Pin \# | Pin Name | Type | Pin Description |
| :---: | :---: | :---: | :---: |
| 1 | ON | Input | A low-to-high transition on this pin initiates the operation of the SLG59H1128V's state machine. ON is an asserted HIGH, level-sensitive CMOS input with $\mathrm{ON} \mathrm{V}_{\mathrm{IL}}<0.3 \mathrm{~V}$ and $\mathrm{ON} \mathrm{V}_{\mathrm{IH}}>0.9 \mathrm{~V}$. As the ON pin input circuit does not have an internal pull-down resistor, connect this pin to a general-purpose output (GPO) of a microcontroller, an application processor, or a system controller, do not allow this pin to be open-circuited. |
| 2 | SELO | Input | As level-sensitive, CMOS inputs with $\mathrm{V}_{\mathrm{IL}}<0.3 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{IH}}>1.65 \mathrm{~V}$, the SELO (LSB) and the SEL1 (MSB) pins select one of four $\mathrm{V}_{\text {IN }}$ overvoltage lockout thresholds. Please see the Applications Section for additional information and the Electrical Characteristics table for the $\mathrm{V}_{\mathrm{IN}}$ overvoltage thresholds. A logic LOW on either pin is achieved by connecting the pin of interest to GND; a logic HIGH on either pin is achieved by connecting a $10 \mathrm{k} \Omega$ external resistor from the pin in question to the system's local logic supply. |
| 3 | GND | GND | Pin 3 is the main ground connection for the SLG59H1128V's internal charge pump, its gate driver and current-limit circuits as well as its internal state machine. Therefore, use a short, stout connection from Pin 3 to the system's analog or power plane. |
| 4-8 | VIN | MOSFET | VIN supplies the power for the operation of the SLG59H1128V, its internal control circuitry, and the drain terminal of the nFET load switch. With 5 pins fused together at VIN, connect a $47 \mu \mathrm{~F}$ (or larger) low-ESR capacitor from this pin to ground. Capacitors used at VIN should be rated at 50 V or higher. |
| 9-13 | VOUT | MOSFET | Source terminal of n-channel MOSFET (5 pins fused for VOUT). Connect a $22 \mu \mathrm{~F}$ (or larger) low-ESR capacitor from this pin to ground. Capacitors used at VOUT should be rated at 50 V or higher. |
| 14 | SEL1 | Input | Please see SEL0 Pin Description above |
| 15 | $\overline{\text { FAULT }}$ | Output | An open drain output, $\overline{\text { FAULT }}$ is asserted within $\overline{T F A U L T}_{\text {LOw }}$ when a $\mathrm{V}_{\text {IN }}$ overvoltage, a current-limit, or an over-temperature condition is detected. $\overline{\text { FAULT }}$ is deasserted within $\mathrm{TFAULT}_{\mathrm{HIGH}}$ when the fault condition is removed. Connect an $100 \mathrm{k} \Omega$ external resistor from the $\overline{\text { FAULT }}$ pin to local system logic supply. |
| 16 | CAP | Output | A low-ESR, stable dielectric, ceramic surface-mount capacitor connected from CAP pin to GND sets the $\mathrm{V}_{\text {OUT }}$ slew rate and overall turn-on time of the SLG59H1128V. For best performance, the range for $\mathrm{C}_{\text {SLEW }}$ values are $10 \mathrm{nF} \leq \mathrm{C}_{\text {SLEW }} \leq 20 \mathrm{nF}$ - please see typical characteristics for additional information. Capacitors used at the CAP pin should be rated at 10 V or higher. Please consult Applications Section on how to select $\mathrm{C}_{\text {SLEW }}$ based on $\mathrm{V}_{\text {OUT }}$ slew rate and loading conditions. |
| 17 | IOUT | Output | IOUT is the SLG59H1128V's power MOSFET load current monitor output. As an analog current output, this signal when applied to a ground-reference resistor generates a voltage proportional to the current through the n-channel MOSFET. The I IOUT transfer characteristic is typically $10 \mu \mathrm{~A} / \mathrm{A}$ with a voltage compliance range of $0.5 \mathrm{~V} \leq \mathrm{V}_{\text {IOUT }} \leq 4 \mathrm{~V}$. Optimal $\mathrm{I}_{\text {OUT }}$ linearity is exhibited for $0.5 \mathrm{~A} \leq \mathrm{I}_{\mathrm{DS}} \leq 5 \mathrm{~A}$. In addition, it is recommended to bypass the IOUT pin to GND with a 0.18 nF capacitor. |
| 18 | RSET | Input | A 1\%-tolerance, metal-film resistor between $18 \mathrm{k} \Omega$ and $91 \mathrm{k} \Omega$ sets the SLG59H1128V's active current limit. A $91 \mathrm{k} \Omega$ resistor sets the SLG59H1128V's active current limit to 1 A and a $18 \mathrm{k} \Omega$ resistor sets the active current limit to 5 A . |

## Ordering Information

| Part Number | Type | Production Flow |
| :---: | :---: | :---: |
| SLG59H1128V | STQFN 18L FC | Industrial, $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| SLG59H1128VTR | STQFN 18L FC (Tape and Reel) | Industrial, $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |

SLG59H1128V
A $22 \mathrm{~V}, 13.1 \mathrm{~m} \Omega, 5 \mathrm{~A}$ Load Switch
with $\mathrm{V}_{\text {IN }}$ Lockout Select and MOSFET Current Monitor Output

## Absolute Maximum Ratings

| Parameter | Description | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {IN }}$ to GND | Load Switch Input Voltage to GND | Continuous | -0.3 | -- | 30 | V |
|  |  | Maximum pulsed $\mathrm{V}_{\text {IN }}$, pulse width < 0.1 s | -- | -- | 32 | V |
| $\mathrm{V}_{\text {OUT }}$ to GND | Load Switch Output Voltage to GND |  | -0.3 | -- | $\mathrm{V}_{\mathrm{IN}}$ | V |
| ON, SEL[1,0], CAP, RSET, IOUT, and FAULT to GND | ON, SEL[1,0], CAP, RSET, IOUT, and FAULT Pin Voltages to GND |  | -0.3 | -- | 7 | V |
| $\mathrm{T}_{\mathrm{S}}$ | Storage Temperature |  | -65 | -- | 150 | ${ }^{\circ} \mathrm{C}$ |
| ESD ${ }_{\text {HBM }}$ | ESD Protection | Human Body Model | 2000 | -- | -- | V |
| ESD ${ }_{\text {CDM }}$ | ESD Protection | Charged Device Model | 500 | -- | -- | V |
| MSL | Moisture Sensitivity Level |  | 1 |  |  |  |
| $\theta_{\text {JA }}$ | Package Thermal Resistance, Junction-to-Ambient | $1.6 \times 3.0 \mathrm{~mm}$ 18L STQFN; Determined with the device mounted onto a $1 \mathrm{in}^{2}$, 1 oz. copper pad of FR-4 material | -- | 40 | -- | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| MOSFET IDS ${ }_{\text {CONT }}$ | Continuous Current from VIN to VOUT | $\mathrm{T}_{J}<150{ }^{\circ} \mathrm{C}$ | -- | -- | 5 | A |
| MOSFET IDS ${ }_{\text {PEAK }}$ | Peak Current from VIN to VOUT | Maximum pulsed switch current, pulse width < 1 ms | -- | -- | 6 | A |

Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## Electrical Characteristics

$4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 22 \mathrm{~V} ; \mathrm{C}_{\mathrm{IN}}=47 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Parameter | Description | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IN }}$ | Operating Input Voltage |  | 4.5 | -- | 22 | V |
| $\mathrm{V}_{\text {IN(OVLO }}$ | $\mathrm{V}_{\text {IN }}$ Overvoltage Lockout Threshold | $\mathrm{V}_{\text {IN }} \uparrow$; SEL[1,0] $=[0,0]$ | 5.6 | 6 | 6.3 | V |
|  |  | $\mathrm{V}_{\text {IN }} \uparrow$; SEL[1,0] $=[0,1]$ | 10 | 10.8 | 11.4 | V |
|  |  | $\mathrm{V}_{\mathrm{IN}} \uparrow$; SEL[1,0] $=[1,0]$ | 13.5 | 14.4 | 15.2 | V |
|  |  | $\mathrm{V}_{\mathrm{IN}} \uparrow$; SEL[1,0] $=[1,1]$ | 22.6 | 24 | 25.2 | V |
| $\mathrm{V}_{\text {IN(OVLOHYST }}$ | $\mathrm{V}_{\text {IN }}$ Overvoltage Lockout Hysteresis |  | -- | 2 | -- | \% |
| $\mathrm{V}_{\text {IN(UVLO) }}$ | $\mathrm{V}_{\text {IN }}$ Undervoltage Lockout Threshold | $\mathrm{V}_{\text {IN }} \downarrow$ | -- | 3 | -- | V |
| $\mathrm{I}_{\mathrm{Q}}$ | Quiescent Supply Current | $\mathrm{ON}=\mathrm{HIGH} ; \mathrm{I}_{\mathrm{DS}}=0 \mathrm{~A}$ | -- | 0.5 | 0.6 | mA |
| ISHDN | OFF Mode Supply Current | $\mathrm{ON}=\mathrm{LOW} ; \mathrm{I}_{\mathrm{DS}}=0 \mathrm{~A}$ | -- | 1 | 3 | $\mu \mathrm{A}$ |
| $\mathrm{RDS}_{\text {ON }}$ | ON Resistance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} ; \mathrm{l}_{\mathrm{DS}}=0.1 \mathrm{~A}$ | -- | 13.1 | 14 | $\mathrm{m} \Omega$ |
|  |  | $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C} ; \mathrm{I}_{\mathrm{DS}}=0.1 \mathrm{~A}$ | -- | 16.8 | 19 | $\mathrm{m} \Omega$ |
| MOSFET IDS | Current from VIN to VOUT | Continuous | -- | -- | 5 | A |
| $\mathrm{l}_{\text {LIMIT }}$ | Active Current Limit, $\mathrm{I}_{\text {ACL }}$ | $\mathrm{V}_{\text {OUT }}>0.5 \mathrm{~V} ; \mathrm{R}_{\text {SET }}=30.1 \mathrm{k} \Omega$ | 2.8 | 3.2 | 3.6 | A |
|  | Short-circuit Current Limit, $\mathrm{I}_{\text {SCL }}$ | $\mathrm{V}_{\text {OUT }}<0.5 \mathrm{~V}$ | -- | 0.5 | -- | A |
| $\mathrm{T}_{\text {ACL }}$ | Active Current Limit Response Time |  | -- | 120 | -- | $\mu \mathrm{s}$ |

with $\mathrm{V}_{\text {IN }}$ Lockout Select and MOSFET Current Monitor Output

## Electrical Characteristics (continued)

$4.5 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 22 \mathrm{~V}$; $\mathrm{C}_{\text {IN }}=47 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Parameter | Description | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\text {DISCHRG }}$ | Output Discharge Resistance |  | 3.5 | 4.4 | 5.3 | k $\Omega$ |
| Iout | MOSFET Current Analog Monitor Output | $\mathrm{I}_{\mathrm{DS}}=1 \mathrm{~A}$ | 9.3 | 10 | 11 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{l}_{\mathrm{DS}}=3 \mathrm{~A}$ | 28.5 | 30 | 31.5 | $\mu \mathrm{A}$ |
| TIOUT | Iout Response Time to Change in Main MOSFET Current | $\mathrm{C}_{\text {IOUT }}=180 \mathrm{pF}$; <br> Step load 0 to 2.4 A; $0 \%$ to $90 \%$ IOUT | -- | 45 | -- | $\mu \mathrm{s}$ |
| $\mathrm{C}_{\text {LOAD }}$ | Output Load Capacitance | CLOAD connected from VOUT to GND | -- | 22 | -- | $\mu \mathrm{F}$ |
| Ton_Delay | ON Delay Time | $\begin{aligned} & 50 \% \text { ON to } 10 \% \mathrm{~V}_{\text {OUT }} \uparrow ; \\ & \mathrm{V}_{\text {IN }}=4.5 \mathrm{~V} ; \mathrm{C}_{\text {SLEW }}=10 \mathrm{nF} ; \\ & \mathrm{R}_{\text {LOAD }}=100 \Omega, \mathrm{C}_{\text {LOAD }}=10 \mu \mathrm{~F} \end{aligned}$ | -- | 0.3 | 0.5 | ms |
|  |  | $\begin{aligned} & 50 \% \text { ON to } 10 \% \mathrm{~V}_{\text {OUT }} \uparrow ; \\ & \mathrm{V}_{\text {IN }}=22 \mathrm{~V} ; \mathrm{C}_{\text {SLEW }}=10 \mathrm{nF} ; \\ & \mathrm{R}_{\text {LOAD }}=100 \Omega, \mathrm{C}_{\text {LOAD }}=10 \mu \mathrm{~F} \end{aligned}$ | -- | 0.7 | 1.2 | ms |
| $\mathrm{T}_{\text {Total_ON }}$ | Total Turn On Time | 50\% ON to 90\% V ${ }_{\text {OUT }} \uparrow$ | Set by External $\mathrm{C}_{\text {SLEW }}{ }^{1}$ |  |  | ms |
|  |  | $\begin{aligned} & 50 \% \text { ON to } 90 \% \mathrm{~V}_{\text {OUT }} \uparrow ; \\ & \mathrm{V}_{\text {IN }}=4.5 \mathrm{~V} ; \mathrm{C}_{\text {SLEW }}=10 \mathrm{nF} ; \\ & \mathrm{R}_{\text {LOAD }}=100 \Omega, \mathrm{C}_{\text {LOAD }}=10 \mu \mathrm{~F} \end{aligned}$ | -- | 1.4 | 2.1 | ms |
|  |  | $50 \%$ ON to $90 \% V_{\text {OUT }} \uparrow$; <br> $\mathrm{V}_{\text {IN }}=22 \mathrm{~V} ; \mathrm{C}_{\text {SLEW }}=10 \mathrm{nF}$; <br> $R_{\text {LOAD }}=100 \Omega, C_{\text {LOAD }}=10 \mu \mathrm{~F}$ | -- | 5 | 8 | ms |
| $\mathrm{V}_{\text {OUT(SR) }}$ | $\mathrm{V}_{\text {Out }}$ Slew Rate | $10 \% \mathrm{~V}_{\text {OUT }}$ to $90 \% \mathrm{~V}_{\text {OUT }} \uparrow$ | Set by External $\mathrm{C}_{\text {SLEW }}{ }^{1}$ |  |  | V/ms |
|  |  | $\begin{aligned} & 10 \% \mathrm{~V}_{\text {OUT }} \text { to } 90 \% \mathrm{~V}_{\text {OUT }} \uparrow ; \\ & \mathrm{V}_{\text {IN }}=4.5 \mathrm{~V} \text { to } 22{\mathrm{~V} ; \mathrm{C}_{\text {SLEW }}=10 \mathrm{nF} ;}_{\mathrm{R}_{\text {LOAD }}=100 \Omega, \mathrm{C}_{\text {LOAD }}=10 \mu \mathrm{~F}}{ }^{2}=1 . \end{aligned}$ | 2.7 | 3.2 | 3.9 | V/ms |
| Toff_Delay | OFF Delay Time | $\begin{aligned} & 50 \% \text { ON to } \mathrm{V}_{\text {OUT }} \text { Fall Start } \downarrow ; \\ & \mathrm{V}_{\text {IN }}=4.5 \mathrm{~V} \text { to } 22 \mathrm{~V} \text {. } \\ & \mathrm{R}_{\text {LOAD }}=100 \Omega \text {, No } \mathrm{C}_{\text {LOAD }} \end{aligned}$ | -- | 18 | -- | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\text {FALL }}$ | $\mathrm{V}_{\text {OUT }}$ Fall Time | $\begin{aligned} & 90 \% \mathrm{~V}_{\text {OUT }} \text { to } 10 \% \mathrm{~V}_{\text {OUT }} ; \\ & \mathrm{ON}=\mathrm{HIGH} \text {-to-LOW; } \\ & \mathrm{V}_{\mathrm{IN}}=4.5 \mathrm{~V} \text { to } 22 \mathrm{~V} ; \\ & \mathrm{R}_{\text {LOAD }}=100 \Omega, \text { No } \mathrm{C}_{\text {LOAD }} \end{aligned}$ | 10.4 | 14 | 21 | $\mu \mathrm{s}$ |
| $\overline{\text { TFAULT }}_{\text {Low }}$ | $\overline{\text { FAULT Assertion Time }}$ | Abnormal Step Load Current event to FAULT $\downarrow ; \mathrm{I}_{\mathrm{ACL}}=1 \mathrm{~A} ; \mathrm{V}_{\mathrm{IN}}=22 \mathrm{~V}$; $\mathrm{R}_{\text {SET }}=91 \mathrm{k} \Omega$; switch in $20 \Omega$ load | -- | 80 | -- | $\mu \mathrm{s}$ |
| T $\overline{\text { FAULT }}_{\text {HIGH }}$ | $\overline{\text { FAULT }}$ De-assertion Time | Delay to $\overline{\mathrm{FAULT}} \uparrow$ after fault condition is removed; $\mathrm{I}_{\mathrm{ACL}}=1 \mathrm{~A} ; \mathrm{V}_{\mathrm{IN}}=22 \mathrm{~V}$; $R_{\text {SET }}=91 \mathrm{k} \Omega$; switch out $20 \Omega$ load | -- | 180 | -- | $\mu \mathrm{s}$ |
| $\overline{\text { FAULT }}_{\text {VOL }}$ | $\overline{\text { FAULT Output Low Voltage }}$ | $\mathrm{I}^{\text {FAULT }}$ = 1 mA | -- | 0.2 | -- | V |
| $\mathrm{ON} \mathrm{V}_{\mathrm{IH}}$ | ON Pin Input High Voltage |  | 0.9 | -- | 5 | V |
| ON_V ${ }_{\text {IL }}$ | ON Pin Input Low Voltage |  | -0.3 | 0 | 0.3 | V |
| SEL[1,0]_V ${ }_{\text {IH }}$ | SEL[1,0] pins Input High Voltage |  | 1.65 | -- | 4.5 | V |
| SEL[1,0]_V IL | SEL[1,0] pins Input Low Voltage |  | -0.3 | -- | 0.3 | V |
| IoN(Leakage) | ON Pin Leakage Current | $1 \mathrm{~V} \leq \mathrm{ON} \leq 5 \mathrm{~V}$ or $\mathrm{ON}=\mathrm{GND}$ | -- | -- | 1 | $\mu \mathrm{A}$ |
| THERM ${ }_{\text {ON }}$ | Thermal Protection Shutdown Threshold |  | -- | 145 | -- | ${ }^{\circ} \mathrm{C}$ |
| THERM ${ }_{\text {OFF }}$ | Thermal Protection Restart Threshold |  | -- | 120 | -- | ${ }^{\circ} \mathrm{C}$ |
| Notes: <br> 1. Refer to typical Timing Parameter vs. C SLEW performance charts for additional information when available. |  |  |  |  |  |  |

$\mathrm{T}_{\text {Total_ON }}, \mathrm{T}_{\text {ON_Delay }}$ and Slew Rate Measurement

*Rise and Fall Times of the ON Signal are 100 ns

A $22 \mathrm{~V}, 13.1 \mathrm{~m} \Omega$, 5 A Load Switch
with $\mathrm{V}_{\text {IN }}$ Lockout Select and MOSFET Current Monitor Output
Typical Performance Characteristics
RDS $_{\text {ON }}$ vs. Temperature and $\mathrm{V}_{\mathrm{IN}}$

$\mathrm{I}_{\mathrm{ACL}}$ vs. Temperature, $\mathrm{R}_{\mathrm{SET}}$, and $\mathrm{V}_{\mathrm{IN}}$


A $22 \mathrm{~V}, 13.1 \mathrm{~m} \Omega, 5 \mathrm{~A}$ Load Switch
with $\mathrm{V}_{\text {IN }}$ Lockout Select and MOSFET Current Monitor Output
$I_{\text {ACL }}$ vs. $R_{\text {SET }}$, and $V_{I N}$


IOUT vs. MOSFET IDS and $\mathrm{V}_{\text {IN }}$


## SLG59H1128V

A $22 \mathrm{~V}, 13.1 \mathrm{~m} \Omega, 5$ A Load Switch
with $\mathrm{V}_{\text {IN }}$ Lockout Select and MOSFET Current Monitor Output
$I_{\text {OUt }}$ vs. Temperature, MOSFET IDS and $\mathrm{V}_{\text {IN }}$

$\mathrm{V}_{\text {OUT }}$ Slew Rate vs. Temperature, $\mathrm{V}_{\text {IN }}$, and $\mathrm{C}_{\text {SLEW }}$


A $22 \mathrm{~V}, 13.1 \mathrm{~m} \Omega$, 5 A Load Switch
with $\mathrm{V}_{\text {IN }}$ Lockout Select and MOSFET Current Monitor Output
$\mathrm{T}_{\text {Total_ON }}$ vs. $\mathrm{C}_{\text {SLEW, }}, \mathrm{V}_{\text {IN }}$, and Temperature


Timing Diagram - Basic Operation including Active Current Limit Protection


A $22 \mathrm{~V}, 13.1 \mathrm{~m} \Omega$, 5 A Load Switch
with $\mathrm{V}_{\text {IN }}$ Lockout Select and MOSFET Current Monitor Output
Timing Diagram - Active Current Limit \& Thermal Protection Operation


Timing Diagram - Basic Operation including Active Current + Internal FET SOA Protection


## SLG59H1128V Application Diagram



Figure 1. Test setup Application Diagram

## Typical Turn-on Waveforms



Figure 2. Typical Turn ON operation waveform for $\mathrm{V}_{\mathrm{IN}}=4.5 \mathrm{~V}, \mathrm{C}_{\mathrm{SLEW}}=10 \mathrm{nF}, \mathrm{C}_{\mathrm{LOAD}}=10 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{LOAD}}=100 \Omega$
with $\mathrm{V}_{\text {IN }}$ Lockout Select and MOSFET Current Monitor Output


Figure 3. Typical Turn ON operation waveform for $\mathrm{V}_{\mathrm{IN}}=4.5 \mathrm{~V}, \mathrm{C}_{\mathrm{SLEW}}=18 \mathrm{nF}, \mathrm{C}_{\mathrm{LOAD}}=10 \mu \mathrm{~F}, \mathrm{R}_{\text {LOAD }}=100 \Omega$


Figure 4. Typical Turn ON operation waveform for $\mathrm{V}_{\mathrm{IN}}=20 \mathrm{~V}, \mathrm{C}_{\mathrm{SLEW}}=10 \mathrm{nF}, \mathrm{C}_{\text {LOAD }}=10 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{LOAD}}=100 \Omega$
with $\mathrm{V}_{\text {IN }}$ Lockout Select and MOSFET Current Monitor Output


Figure 5. Typical Turn ON operation waveform for $\mathrm{V}_{\mathrm{IN}}=20 \mathrm{~V}, \mathrm{C}_{\mathrm{SLEW}}=18 \mathrm{nF}, \mathrm{C}_{\mathrm{LOAD}}=10 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{LOAD}}=100 \Omega$ Typical Turn-off Waveforms


Figure 6. Typical Turn OFF operation waveform for $\mathrm{V}_{\mathrm{IN}}=4.5 \mathrm{~V}, \mathrm{C}_{\mathrm{SLEW}}=10 \mathrm{nF}$, no $\mathrm{C}_{\text {LOAD }}, R_{\text {LOAD }}=100 \Omega$
with $\mathrm{V}_{\text {IN }}$ Lockout Select and MOSFET Current Monitor Output


Figure 7. Typical Turn OFF operation waveform for $V_{I N}=4.5 \mathrm{~V}, \mathrm{C}_{\text {SLEW }}=10 \mathrm{nF}, \mathrm{C}_{\text {LOAD }}=10 \mu \mathrm{~F}, \mathrm{R}_{\text {LOAD }}=100 \Omega$


Figure 8. Typical Turn OFF operation waveform for $\mathrm{V}_{\mathrm{IN}}=20 \mathrm{~V}, \mathrm{C}_{\mathrm{SLEW}}=10 \mathrm{nF}$, no $\mathrm{C}_{\text {LOAD }}, R_{\text {LOAD }}=100 \Omega$
with $\mathrm{V}_{\text {IN }}$ Lockout Select and MOSFET Current Monitor Output


Figure 9. Typical Turn OFF operation waveform for $\mathrm{V}_{\mathrm{IN}}=20 \mathrm{~V}, \mathrm{C}_{\text {SLEW }}=10 \mathrm{nF}, \mathrm{C}_{\text {LOAD }}=10 \mu \mathrm{~F}, \mathrm{R}_{\text {LOAD }}=100 \Omega$

## Typical ACL Operation Waveforms



Figure 10. Typical ACL operation waveform for $\mathrm{V}_{\mathrm{IN}}=4.5 \mathrm{~V}, \mathrm{C}_{\mathrm{LOAD}}=10 \mu \mathrm{~F}, \mathrm{I}_{\mathrm{ACL}}=1 \mathrm{~A}, \mathrm{R}_{\mathrm{SET}}=91 \mathrm{k} \Omega$


Figure 11. Typical $A C L$ operation waveform for $\mathrm{V}_{\mathrm{IN}}=20 \mathrm{~V}, \mathrm{C}_{\mathrm{LOAD}}=10 \mu \mathrm{~F}, \mathrm{I}_{\mathrm{ACL}}=1 \mathrm{~A}, \mathrm{R}_{\mathrm{SET}}=91 \mathrm{k} \Omega$
Typical SOA Waveforms


Figure 12. Typical SOA waveform for $\mathrm{V}_{\mathrm{IN}}=20 \mathrm{~V}, \mathrm{C}_{\mathrm{LOAD}}=10 \mu \mathrm{~F}, \mathrm{I}_{\mathrm{ACL}}=1 \mathrm{~A}, \mathrm{R}_{\mathrm{SET}}=91 \mathrm{k} \Omega$


Figure 13. Typical SOA waveform during power up under heavy load for $\mathrm{V}_{\mathrm{IN}}=20 \mathrm{~V}$, $C_{\text {LOAD }}=10 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{SET}}=\mathbf{3 0 . 1} \mathrm{k} \Omega, \mathrm{R}_{\text {LOAD }}=10 \Omega$


Figure 14. Extended typical SOA waveform during power up under heavy load for $\mathrm{V}_{\mathrm{IN}}=20 \mathrm{~V}$, $\mathrm{C}_{\text {LOAD }}=10 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{SET}}=\mathbf{3 0 . 1} \mathrm{k} \Omega, \mathrm{R}_{\text {LOAD }}=10 \Omega$
with $\mathrm{V}_{\text {IN }}$ Lockout Select and MOSFET Current Monitor Output


Figure 15. Typical non-monotonic $\mathrm{V}_{\text {OUT }}$ ramping waveform during power up on heavy load for $\mathrm{V}_{\mathrm{IN}}=20 \mathrm{~V}, \mathrm{C}_{\text {LOAD }}=470 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{SLEW}}=10 \mathrm{nF}, \mathrm{R}_{\mathrm{SET}}=91 \mathrm{k} \Omega, \mathrm{R}_{\text {LOAD }}=42 \Omega$

## Typical $\overline{\text { FAULT }}$ Operation Waveforms



Figure 16. Typical $\overline{\text { FAULT }}$ assertion waveform for $\mathrm{V}_{\mathrm{IN}}=4.5 \mathrm{~V}, \mathrm{C}_{\text {LOAD }}=10 \mu \mathrm{~F}, \mathrm{I}_{\mathrm{ACL}}=1 \mathrm{~A}, \mathrm{R}_{\mathrm{SET}}=91 \mathrm{k} \Omega$, switch on $3.9 \Omega$ load

A $22 \mathrm{~V}, 13.1 \mathrm{~m} \Omega, 5 \mathrm{~A}$ Load Switch
with $\mathrm{V}_{\text {IN }}$ Lockout Select and MOSFET Current Monitor Output


Figure 17. Typical $\overline{\text { FAULT }}$ de-assertion waveform for $\mathrm{V}_{\mathrm{IN}}=4.5 \mathrm{~V}, \mathrm{C}_{\mathrm{LOAD}}=10 \mu \mathrm{~F}, \mathrm{I}_{\mathrm{ACL}}=1 \mathrm{~A}$, $R_{\text {SET }}=91 \mathrm{k} \Omega$, switch out $3.9 \Omega$ load


Figure 18. Typical $\overline{\text { FAULT }}$ assertion waveform for $\mathrm{V}_{\mathrm{IN}}=20 \mathrm{~V}, \mathrm{C}_{\mathrm{LOAD}}=10 \mu \mathrm{~F}, \mathrm{I}_{\mathrm{ACL}}=1 \mathrm{~A}$, $R_{\text {SET }}=91 \mathrm{k} \Omega$, switch on $15.6 \Omega$ load


Figure 19. Typical FAULT de-assertion waveform for $\mathrm{V}_{\mathrm{IN}}=20 \mathrm{~V}, \mathrm{C}_{\mathrm{LOAD}}=10 \mu \mathrm{~F}, \mathrm{I}_{\mathrm{ACL}}=1 \mathrm{~A}$, $R_{\text {SET }}=91 \mathrm{k} \Omega$, switch out $15.6 \Omega$ load

## Typical Iout Response Time Waveforms



Figure 20. Typical $\mathrm{I}_{\mathrm{OUT}}$ response time waveform for $\mathrm{V}_{\mathrm{IN}}=4.5 \mathrm{~V}, \mathrm{C}_{\mathrm{LOAD}}=10 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{LOAD}}=4.5 \Omega$, $C_{\text {IOUT }}=0.18 \mathrm{nF}, \mathrm{R}_{\text {IOUT }}=84.5 \mathrm{k} \Omega$, load step 0 A to 1 A


Figure 21. Typical $\mathrm{l}_{\mathrm{OUT}}$ response time waveform for $\mathrm{V}_{\mathrm{IN}}=4.5 \mathrm{~V}, \mathrm{C}_{\mathrm{LOAD}}=10 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{LOAD}}=4.5 \Omega$, $\mathrm{C}_{\text {IOUT }}=0.18 \mathrm{nF}, \mathrm{R}_{\text {IOUT }}=84.5 \mathrm{k}$, load step 1 A to 0 A


Figure 22. Typical $\mathrm{I}_{\mathrm{OUT}}$ response time waveform for $\mathrm{V}_{\mathrm{IN}}=20 \mathrm{~V}, \mathrm{C}_{\text {LOAD }}=10 \mu \mathrm{~F}, \mathrm{R}_{\text {LOAD }}=20 \Omega$, $C_{\text {IOUT }}=0.18 \mathrm{nF}, \mathrm{R}_{\text {IOUT }}=84.5 \mathrm{k} \Omega$, load step 0 A to 1 A


Figure 23. Typical $\mathrm{I}_{\text {OUT }}$ response time waveform for $\mathrm{V}_{\mathrm{IN}}=20 \mathrm{~V}, \mathrm{C}_{\text {LOAD }}=10 \mu \mathrm{~F}, \mathrm{R}_{\text {LOAD }}=20 \Omega$, $C_{\text {IOUT }}=0.18 \mathrm{nF}, \mathrm{R}_{\text {IOUT }}=84.5 \mathrm{k} \Omega$, load step 1 A to 0 A

A $22 \mathrm{~V}, 13.1 \mathrm{~m} \Omega, 5$ A Load Switch
with $\mathrm{V}_{\text {IN }}$ Lockout Select and MOSFET Current Monitor Output

## Applications Information

## High Voltage GreenFET Safe Operating Area Explained

Renesas's High Voltage GreenFET load swithes incorporate a number of internal protection features that prevents them from damaging themselves or any other circuit or subcircuit downstream of them. One particular protection feature is their Safe Operation Area (SOA) protection. SOA protection is automatically activated under overpower and, in some cases, under overcurrent conditions. Overpower SOA is activated if package power dissipation exceeds an internal 10 W threshold and High Voltage GreenFET devices will quickly switch off (open circuit) upon overpower detection and automatically resume (close) nominal operation once overpower condition no longer exists.

One of the possible ways to have an overpower condition trigger SOA protection is when High Voltage GreenFET products are enabled into heavy output resistive loads and/or into large load capacitors. It is under these conditions to follow carefully the "Safe Start-up Loading" guidance in the Applications section of the datasheet. During an overcurrent condition, High Voltage GreenFET devices will try to limit the output current to the level set by the external $R_{S E T}$ resistor. Limiting the output current, however, causes an increased voltage drop across the FET's channel because the FET's RDS ${ }_{\text {ON }}$ increased as well. Since the FET's RDS ${ }_{\text {ON }}$ is larger, package power dissipation also increases. If the resultant increase in package power dissipation is higher/equal than 10 W, internal SOA protection will be triggered and the FET will open circuit (switch off). Every time SOA protection is triggered, all High Voltage GreenFET devices will automatically attempt to resume nominal operation after 160 ms . The automatic retry attempt only allows power-up with SOA at 5 W . This SOA fold back power ensures that the FET survives a short circuit condition. To clear the 5 W SOA fold back, switch the ON pin to "LOW" to power reset SOA to 10 W .

## Safe Start-up Condition

SLG59H1128V has built-in protection to prevent over-heating during start-up into a heavy load. Overloading the VOUT pin with a capacitor and a resistor may result in non-monotonic V $_{\text {OUT }}$ ramping (Figure 15) or repeated restarts (Figure 13 and Figure 14). In general, under light loading on VOUT, $\mathrm{V}_{\text {OUT }}$ ramping can be controlled with $\mathrm{C}_{\text {SLEW }}$ value. The following equation serves as a guide:

$$
\mathrm{C}_{\text {SLEW }}=\frac{\mathrm{T}_{\text {RISE }}}{\mathrm{V}_{\text {IN }}} \times 4.9 \mu \mathrm{~A} \times \frac{20}{3}
$$

where
$\mathrm{T}_{\text {RISE }}=$ Total rise time from $10 \% \mathrm{~V}_{\text {OUT }}$ to $90 \% \mathrm{~V}_{\text {OUT }}$
$\mathrm{V}_{\text {IN }}=$ Input Voltage
$\mathrm{C}_{\text {SLEW }}=$ Capacitor value for CAP pin
When capacitor and resistor loading on VOUT during start up, the following tables will ensure $\mathrm{V}_{\text {OUT }}$ ramping is monotonic without triggering internal protection:

| Safe Start-up Loading for $\mathbf{V}_{\mathbf{I N}}=\mathbf{1 2} \mathbf{V}$ (Monotonic Ramp) |  |  |  |
| :---: | :---: | :---: | :---: |
| Slew Rate (V/ms) | $\mathbf{C}_{\mathbf{S L E W}}(\mathbf{n F})^{\mathbf{2}}$ | $\mathbf{C}_{\text {LOAD }}(\boldsymbol{\mu F})$ | $\mathbf{R}_{\text {LOAD }}(\mathbf{\Omega})$ |
| 1 | 33.3 | 500 | 7 |
| 2 | 16.7 | 250 | 7 |
| 3 | 11.1 | 160 | 7 |
| 4 | 8.3 | 120 | 7 |
| 5 | 6.7 | 100 | 7 |

SLG59H1128V
A $22 \mathrm{~V}, 13.1 \mathrm{~m} \Omega, 5 \mathrm{~A}$ Load Switch
with $\mathrm{V}_{\text {IN }}$ Lockout Select and MOSFET Current Monitor Output

| Safe Start-up Loading for $\mathbf{V}_{\mathbf{I N}}=\mathbf{2 0} \mathbf{V}$ (Monotonic Ramp) |  |  |  |
| :---: | :---: | :---: | :---: |
| Slew Rate (V/ms) | $\mathbf{C}_{\mathbf{S L E W}}(\mathbf{n F})^{\mathbf{2}}$ | $\mathbf{C}_{\text {LOAD }}(\boldsymbol{\mu F})$ | $\mathbf{R}_{\text {LOAD }}(\Omega)$ |
| 0.5 | 66.7 | 500 | 25 |
| 1.0 | 33.3 | 250 | 25 |
| 1.5 | 22.2 | 160 | 25 |
| 2.0 | 16.7 | 120 | 25 |
| 2.5 | 13.3 | 100 | 25 |

Note 2: Select the closest-value tolerance capacitor.

## Setting the SLG59H1128V's Active Current Limit

| $\mathbf{R}_{\mathbf{S E T}}(\mathbf{k} \boldsymbol{\Omega})$ | Active Current Limit (A) |
| :---: | :---: |
| 91 | 1 |
| 45 | 2 |
| 30 | 3 |
| 18 | 5 |

Note 3: Active Current Limit accuracy is $\pm 15 \%$ over voltage range and temperature range

## Setting the SLG59H1128V's Input Overvoltage Lockout Threshold

As shown in the table below, SEL[1,0] selects the $\mathrm{V}_{\mathrm{IN}^{\prime}}$ overvoltage threshold at which the SLG59H1128V's internal state machine will turn OFF (open circuit) the power MOSFET if $\mathrm{V}_{\mathbb{I N}}$ exceeds the selected threshold.

| SEL1 | SEL0 | $\mathbf{V}_{\text {IN(OVLO) }}$ (Typ) |
| :---: | :---: | :---: |
| 0 | 0 | 6 V |
| 0 | 1 | 10.8 V |
| 1 | 0 | 14.4 V |
| 1 | 1 | 24 V |

For example, $\operatorname{SEL}[1,1]$ would be the most appropriate setting for applications where the steady-state $\mathrm{V}_{\text {IN }}$ can extend up to 20 V without causing any damage to the SLG59H1128V since the IC is $29-\mathrm{V}$ tolerant.

With an activated SLG59H1128V (ON=HIGH) and at any time $\mathrm{V}_{\text {IN }}$ crosses the programmed $\mathrm{V}_{\mathbb{I N}}$ overvoltage threshold, the state machine opens the load switch and asserts the $\overline{\text { FAULT }}$ pin within TFAULT ${ }_{\text {LOw }}$.

In applications with a deactivated or inactive $\operatorname{SLG59H} 1128 \mathrm{~V}\left(\mathrm{~V}_{\mathbb{I N}}>\mathrm{V}_{\mathbb{I N}(U V L O}\right)$ and $\left.\mathrm{ON}=\mathrm{LOW}\right)$ and if the applied $\mathrm{V}_{\mathbb{I N}}$ is higher than the programmed $\mathrm{V}_{\text {IN(OVLO) }}$ threshold, the SLG59H1128V's state machine will keep the load switch open circuited if the ON pin is toggled LOW-to-HIGH. In these cases, the $\overline{\text { FAULT }}$ pin will also be asserted within $T \overline{F A U L T}_{\text {LOW }}$ and will remain asserted until $V_{\text {IN }}$ resumes nominal, steady-state operation.

In all cases, the $\mathrm{SLG59H} 1128 \mathrm{~V}$ 's $\mathrm{V}_{\mathrm{IN}}$ undervoltage lockout threshold is fixed at $\mathrm{V}_{\mathrm{IN}(\text { UVLO }}$.

## A $22 \mathrm{~V}, 13.1 \mathrm{~m} \Omega, 5$ A Load Switch

## with $\mathrm{V}_{\text {IN }}$ Lockout Select and MOSFET Current Monitor Output

## Power Dissipation

The junction temperature of the SLG59H1128V depends on different factors such as board layout, ambient temperature, and other environmental factors. The primary contributor to the increase in the junction temperature of the SLG59H1128V is the power dissipation of its power MOSFET. Its power dissipation and the junction temperature in nominal operating mode can be calculated using the following equations:

$$
\mathrm{PD}=\mathrm{RDS}_{\mathrm{ON}} \times \mathrm{I}_{\mathrm{DS}}{ }^{2}
$$

where:
PD = Power dissipation, in Watts (W)
RDS $_{\text {ON }}=$ Power MOSFET ON resistance, in Ohms ( $\Omega$ )
$\mathrm{I}_{\mathrm{DS}}=$ Output current, in Amps (A)
and

$$
T_{J}=P D \times \theta_{J A}+T_{A}
$$

where:
$\mathrm{T}_{\mathrm{J}}=$ Junction temperature, in Celsius degrees ( ${ }^{\circ} \mathrm{C}$ )
$\theta_{\mathrm{JA}}=$ Package thermal resistance, in Celsius degrees per Watt ( ${ }^{\circ} \mathrm{C} / \mathrm{W}$ )
$\mathrm{T}_{\mathrm{A}}=$ Ambient temperature, in Celsius degrees ( ${ }^{\circ} \mathrm{C}$ )
In current-limit mode, the SLG59H1128V's power dissipation can be calculated by taking into account the voltage drop across the load switch $\left(\mathrm{V}_{\mathrm{IN}^{-}}-\mathrm{V}_{\mathrm{OUT}}\right)$ and the magnitude of the output current in current-limit mode $\left(\mathrm{I}_{\mathrm{ACL}}\right)$ :

$$
\begin{gathered}
P D=\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\mathrm{OUT}}\right) \times \mathrm{I}_{\mathrm{ACL}} \text { or } \\
\mathrm{PD}=\left(\mathrm{V}_{\mathrm{IN}}-\left(\mathrm{R}_{\mathrm{LOAD}} \times \mathrm{I}_{\mathrm{ACL}}\right)\right) \times \mathrm{I}_{\mathrm{ACL}}
\end{gathered}
$$

where:
PD = Power dissipation, in Watts (W)
$\mathrm{V}_{\mathrm{IN}}=$ Input Voltage, in Volts (V)
$R_{\text {LOAD }}=$ Load Resistance, in Ohms ( $\Omega$ )
$\mathrm{I}_{\mathrm{ACL}}=$ Output limited current, in Amps (A)
$\mathrm{V}_{\text {OUT }}=\mathrm{R}_{\text {LOAD }} \times \mathrm{I}_{\text {ACL }}$

## A $22 \mathrm{~V}, 13.1 \mathrm{~m} \Omega, 5$ A Load Switch <br> with $\mathrm{V}_{\text {IN }}$ Lockout Select and MOSFET Current Monitor Output

## Layout Guidelines:

1. Since the VIN and VOUT pins dissipate most of the heat generated during high-load current operation, it is highly recommended to make power traces as short, direct, and wide as possible. A good practice is to make power traces with absolute minimum widths of 15 mils $(0.381 \mathrm{~mm})$ per Ampere. A representative layout, shown in Figure 24, illustrates proper techniques for heat to transfer as efficiently as possible out of the device;
2. To minimize the effects of parasitic trace inductance on normal operation, it is recommended to connect input $\mathrm{C}_{\mathbb{I N}}$ and output C LOAD low-ESR capacitors as close as possible to the SLG59H1128V's VIN and VOUT pins;
3. The GND pin should be connected to system analog or power ground plane.
4. 2 oz . copper is recommended for high current operation.

## SLG59H1128V Evaluation Board:

A High Voltage GreenFET Evaluation Board for SLG59H1128V is designed according to the statements above and is illustrated on Figure 24. Please note that evaluation board has D_Sense and S_Sense pads. They cannot carry high currents and dedicated only for $\mathrm{RDS}_{\mathrm{ON}}$ evaluation.


Figure 24. SLG59H1128V Evaluation Board


Figure 25. SLG59H1128V Evaluation Board Connection Circuit

## Basic Test Setup and Connections



Figure 26. SLG59H1128V Evaluation Board Connection Circuit

## EVB Configuration

1. Based on $\mathrm{V}_{\mathrm{IN}}$ voltage, set SELO, SEL1 to GND or 5 V to configure OVLO;
2. Connect oscilloscope probes to D/VIN, S/VOUT, ON, etc.;
3. Turn on Power Supply and set desired $\mathrm{V}_{\mathrm{IN}}$ from $4.5 \mathrm{~V} . .22 \mathrm{~V}$ range;

4 .Toggle the ON signal High or Low to observe SLG59H1128V operation.

## Test Result

Using thermal camera, we tested thermal distribution on the PCB after 2 min power up at $\mathrm{V}_{I N}=20 \mathrm{~V}$ and $\mathrm{I}_{\mathrm{DS}}=4.5 \mathrm{~A}$. Please note how evenly temperature is distributed on the PCB that prove a proper design of PCB and thus other components around High Voltage GreenFET will be not overheated. High Voltage GreenFET temperature is only $17^{\circ} \mathrm{C}$ above the lab ambient temperature. Top left corner displays temperature in the "x" position of thermal camera. Right corner from top to bottom displays full scale of temperatures.


Figure 27. Thermal distribution for $\mathrm{V}_{\mathrm{IN}}=20 \mathrm{~V}, \mathrm{I}_{\mathrm{DS}}=4.5 \mathrm{~A}$ after 2 min power up


## 1128 V - Part ID Field

WW - Date Code Field ${ }^{1}$
NNN - Lot Traceability Code Field ${ }^{1}$
A - Assembly Site Code Field ${ }^{2}$
RR - Part Revision Code Field ${ }^{2}$
Note 1: Each character in code field can be alphanumeric A-Z and 0-9
Note 2: Character in code field can be alphabetic A-Z

Package Drawing and Dimensions
18 Lead TQFN Package $1.6 \times 3 \mathrm{~mm}$ (Fused Lead) JEDEC MO-220, Variation WCEE


Top View


Side View

Unit: mm

| Symbol | Min | Nom. | Max | Symbol | Min | Nom. | Max |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | 0.50 | 0.55 | 0.60 | D | 2.95 | 3.00 | 3.05 |
| A1 | 0.005 | - | 0.05 | E | 1.55 | 1.60 | 1.65 |
| A2 | 0.10 | 0.15 | 0.20 | L | 0.25 | 0.30 | 0.35 |
| b | 0.13 | 0.18 | 0.23 | L1 | 0.64 | 0.69 | 0.74 |
| e | 0.40 BSC |  |  |  | L2 | 0.15 | 0.20 |
| L3 | 2.34 | 2.39 | 2.44 | L4 | 0.13 | 0.18 | 0.23 |

A $22 \mathrm{~V}, 13.1 \mathrm{~m} \Omega$, 5 A Load Switch
with $\mathrm{V}_{\text {IN }}$ Lockout Select and MOSFET Current Monitor Output
SLG59H1128V 18-pin STQFN PCB Landing Pattern


Exposed Pad
(PKG face down)

18

$\square$ Recommended Land Pattern (PKG face down)


Note: All dimensions shown in micrometers ( $\mu \mathrm{m}$ )
with $\mathrm{V}_{\text {IN }}$ Lockout Select and MOSFET Current Monitor Output

## Tape and Reel Specifications

| Package Type | \# of <br> Pins | Nominal Package Size [mm] | Max Units |  | Reel \& Hub Size [mm] | Leader (min) |  | Trailer (min) |  | Tape Width [mm] | Part <br> Pitch <br> [mm] |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | per Reel | per Box |  | Pockets | Length [mm] | Pockets | Length [mm] |  |  |
| $\begin{gathered} \text { STQFN } \\ 18 \mathrm{~L} \\ 1.6 \times 3 \mathrm{~mm} \\ 0.4 \mathrm{P} \mathrm{FC} \\ \text { Green } \end{gathered}$ | 18 | $1.6 \times 3 \times 0.55$ | 3,000 | 3,000 | 178 / 60 | 100 | 400 | 100 | 400 | 8 | 4 |

## Carrier Tape Drawing and Dimensions

| Package <br> Type | PocketBTMPocketBTM <br> Length <br> Width | Pocket <br> Depth | Index Hole <br> Pitch | Pocket <br> Pitch | Index Hole <br> Diameter | Index Hole <br> to Tape <br> Edge | Index Hole <br> to Pocket <br> Center | Tape Width |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |



## Recommended Reflow Soldering Profile

Please see IPC/JEDEC J-STD-020: latest revision for reflow profile based on package volume of $2.64 \mathrm{~mm}^{3}$ (nominal). More information can be found at www.jedec.org.

Revision History

| Date | Version | Change |
| :---: | :---: | :--- |
| $2 / 2 / 2022$ | 1.03 | Updated Company name and logo <br> Fixed typos |
| $10 / 17 / 2019$ | 1.02 | Updated Applications Info SOA Description <br> Updated HFET Evaluation Board image |
| $12 / 12 / 2018$ | 1.01 | Updated style and formatting <br> Updated Charts <br> Added Scopeshots <br> Added Layout Guidelines <br> Fixed typos |
| $2 / 24 / 2017$ | 1.00 | Production Release |

# IMPORTANT NOTICE AND DISCLAIMER 

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

## Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.

## Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

