


Features

- 5 V Power supply
- Drain Voltage Range 1.0 V to 20 V
- · Internal Gate Voltage Charge Pump
- · Controlled Load Discharge Rate
- · Controlled Turn on Slew Rate
- TDFN-8 Package

Applications

- Power Supply Sequencing with ramp/delay/discharge control
- Power Rail "Soft" Switch
- · Hot Plugging Applications
- Low Transient Load Switching
- Replace high cost P-channel MOSFETs with lower cost N-channel MOSFETs

Pin Configuration




Environmental

- · Pb-Free / RoHS compliant
- · Halogen Free

Target Application Products

- Notebook & Netbook Battery Packs
- Notebook & Netbook Sleep Mode Circuits
- · Server Load Switches
- Gaming Sleep Mode Power Switches
- · Communications Power Switches

Block Diagram



The highest V_D being switched must be at FET1 and pin 5 of the SLG55221 and SLG55220

SLG55221 V_G is pumped to V_D + 8V

 $SLG55220 \\ V_G \ is \ pumped \ to \ V_D + 4V \ min$



Pin Description

Pin#	Pin Name	Туре	Pin Description			
VCC	1	Power	Supply Voltage			
2	ON	Input	CMOS Logic Level. See SLG55251 for Control Input ON# instead of ON.			
3	DIS2	Output	Discharge Connection for Load2			
4	GND	GND	Ground			
5	D	Input	FET Drain Connection (Connect to FET with highest V _D voltage)			
6	S/DIS1	Input/Output	Source Connection, Discharge Connection for Load1			
7	G1/G2	Output	FET Gate Drive for FET1, FET2			
8	PG	Output	CMOS Power Good Signal			
Exposed Bottom Pad	GND	GND	Ground			

Overview

The SLG55221/220 N-Channel FET Gate Drivers are used for controlling and ramping slew rate of the source voltage on N-Channel FET switches from a CMOS logic level input. Intended as a supporting control element for switched voltage rails in energy efficient, advanced power management systems, the SLG55221/220 also integrates circuits to discharge opened switched voltage rails. The gate driver is available in a variety of configurations supporting a range of turn-on slew rates from 0.80V/ms up to 2V/ms which, depending on load supplying source voltages in the range of 1.0V to 20V results in ramp times from 200µs to over 20ms (see Application Section). Additionally, an internal discharge circuit provides a controlled path to remove charge from open power rails. The SLG55221/220 gate drive is packaged in an 8 pin DFN package. A power good (PG) signal is asserted when FET1 is fully ON.

When used with external N-Channel FETs, the SLG55221 supports low transient, energy efficient switching of high current loads at source voltages ranging from 1.0V to 20V.

A 'Low Drive' version of the device, is available to support applications where FET Vgs cannot exceed 8V.

Ordering Information

Part Number	Ramp Slew Rate (Volts/ms)	Delay Time (ms)	Discharge Resistor (ohms)	Package Type
SLG55220 -120010V	1.30	0.50	200	TDFN-8
SLG55221-120010V	1.30	0.50	200	TDFN-8
SLG55220 -120010VTR	1.30	0.50	200	TDFN-8 - Tape and Reel (3k units)
SLG55221-120010VTR	1.30	0.50	200	TDFN-8 - Tape and Reel (3k units)



Absolute Maximum Ratings

Parameter	Min.	Max.	Unit
V _D or V _S to GND	-0.3	40.0	V
Voltage at Logic Input pins	-0.3	6.5	V
Current at input pin	-1.0	1.0	mA
Storage temperature range	-65	150	°C
Operating temperature range	-55	125	°C
Junction temperature		150	°C
ESD Human Body Model		2000	V
ESD Machine Model		200	V

Electrical Characteristics

 $T_A = -10 \, ^{\circ}\text{C} \text{ to } 75 \, ^{\circ}\text{C}$

Parameter	Description	Conditions	Min.	Тур.	Max.	Unit
V _{CC}	Supply Voltage		4.75	5.0	5.25	V
T _{VCC_RAMP}	V _{CC} Ramp-up Rate	See Note 1	0.25			V/ms
		V _G not ramping FET = ON			80	μА
Iq	Quiescent Current	V _G not ramping FET = OFF		0.1	1	μА
		V _G ramping FET = OFF to ON		600	1500	μА
\/	EET Drain Voltage	SLG55220	0.95		5.25	V
V_D	FET Drain Voltage	SLG55221	1.0		20	V
1/	Cata Sauras Valtaria	SLG55220	4.0	4.7	6.0	V
V_{GS}	Gate-Source Voltage	SLG55221	8.0		13	V
C _G	FET Gate Capacitance		500		18000	pF
T _{DELAY}	Ramp Delay Range		0.25	0.5	0.75	ms
T _{SLEW}	FET Turn on Slew Rate		0.91	1.30	1.69	V/ms
I _{DISCHARGE}	Internal Discharge Resistor	Nominal discharge time of ~100ms 10mA max rate	140	200	260	Ω
V _{IH}	HIGH-level input voltage	ON (200mV Hysteresis)	2.4		5.5	V
V _{IL}	LOW-level Input voltage	ON (200mV Hysteresis)			0.4	V
V _{OH}	HIGH-level output voltage	PG	4.0			V
V _{OL}	LOW-level output voltage	PG			0.7	V
I _{OL_LOGIC}	Logic LOW level output	PG Sink Current	1	2	3	mA
I _{G_OL}	Gate Drive Sink Current		400			μА
I _{G_OH}	Gate Drive Source Current		32			μА
I _{D_IH}	Drain Pin Current	V _D = 20V in Standby			<1.0	μА
 I _{S_IH}	Source Pin Current Quiesent	V _S = 20V			<1.0	μА
Notes:	1	1	II.	1	1	

1. If $T_{VCC_RAMP} > 5V/ms$ and ON is asserted, Gate charging will begin after 1ms.




Application Example

In a typical application, de-asserting ON (low) or turns off the external power N-FET. When the FET is turned off, the voltage at the load is discharged through a resistor (400 Ohms to 1000 Ohms or Open) internal to the SLG55221/220 with the discharge current limited to a maximum of 10mA. When ON is asserted (high), gate voltage is not applied to the gate of the external power N-FET until after DLY_t then the gate source (Vgs) voltage is ramped up to 11.5V above the source voltage V_S at a slew rate determined by the internal slew rate control element internal to the SLG55221/220. Monotonic rise of Vs is maintained even as ID increases dramatically after the load device turn on threshold voltage is reached. After the source voltage has ramped up to its maximum steady state value, PG (Power Good) is asserted. PG may be used as the ON control of a second SLG55221/220 thereby providing power on sequence control of a number of switched power rails.

The devices will not operate if Vcc is below 3.5V and will not operate until V_D reaches 0.8V.


The waveforms shown illustrate the monotonic rise of the source voltage of a FET as gate voltage is controlled to accommodate for variations in load current as the voltage is applied.





Delay Time and Slew Rates

The two components of controlling the application of FET source voltage to the load are a fixed time delay before beginning turn on of the FET (DLY_t below) and the Slew Time of the source voltage (Slew_t below). The Delay Time before gate voltage to the FET is applied is 250 µs independent of FET drain voltage, source voltage or SLG55221/220 supply voltage.



Having control over the Slew Rate of the FET's source voltage as the FET is turning on is important in controlling dv/dt caused transients. A power FET, for example, switching a 5 V rail which has a total of $500~\mu\text{F}$ of decoupling, fully on in $10~\mu\text{s}$ will generate a 250 A current surge which is very undesirable. If the FET turn on time can be stretched to 1 ms, the current surge to charge the decoupling capacitors is reduced to 2.5 A. The SLG55221/220 controls slew rate of a FET's source voltage as it is turned on. A range of slew rates are available as device order options. Obviously the time to fully slew the source voltage to fully on is a function of the drain supply voltage. The table and graph below shows source voltage ramp times for various slew rates supported by the SLG55221/220 for a range of specific source voltages.

Slew Rates	Ramp Times (ms) vs. Source Voltages (V)							
(V/ms)	1.1 V	1.5 V	1.8 V	3.3 V	5.0 V			
1.30	0.83	1.13	1.35	2.48	3.75			

^{*} The minimum time that ON can be de-asserted between switching cycles is 100 ms.



Package Top Marking System Definition For devices manufactured after 2021

PPP	Part Code
NNN	Serial Number
\circ R	Pin 1 Identifier + Revision Code

PPP - Part Code Field: Identifies the specific device Configuration

NNN - Serial Number Field: Serial number R - Revision Code Field: Device Revision

For devices manufactured before 2021

XXA	Part ID + Assembly Code
DDL	Date Code + Lot
\circ R	Pin 1 Identifier + Revision Code

XX - Part ID Field: Identifies the specific device Configuration

A - Assembly Code Field: Assembly Location of the device


DD - Date Code Field: Coded Date of Manufacture


L - Lot Code: Designates Lot #
R - Revision Code: Device Revision




Package Drawing and Dimensions


8 Lead TDFN Package







// 0.10 C



	[DIMENSION	V	DIMENSION			
SYMBOL		(MM)		(MIL)			
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
Α	0.70	0.75	0.80	28	30	31	
A1	0.00	0.02	0.05	0	1	2	
A2	0	0.55	0.80	0	22	31	
A3	_	0.20	_	_	8	_	
ь	0.18	0.25	0.30	7	10	12	
D	1.90	2.00	2.10	74	79	83	
D1		-		_			
D2	0.75	0.90	1.05	30	35	41	
E	1.90	2.00	2.10	75	79	83	
E1		_					
E2	1.50	1.65	1.70	53	59	65	
е		0.50 BSC)	20 BSC			
L	0.25	0.30	0.35	10	12	14	

- 1. REFER TO JEDEC STD: MO-229.
 2. DIMENSION "6" APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.15MM AND 0.30MM FROM THE TERMINAL TIP. IF THE TERMINAL HAS OPTIONAL RADIUS ON THE OTHER END OF THE TERMINAL, THE DIMENSION B SHOULD NOT BE MEASURED IN THAT RADIUS AREA.




Tape and Reel Specifications

Dookogo	Dockors # of No		inal Max Units		Reel &	Leader (min)		Trailer (min)		Tape	Part
Package Type	# of Pins	Package Size [mm]	per Reel	per Box	Hub Size [mm]	Pockets	Length [mm]	Pockets	Length [mm]	Width [mm]	Pitch [mm]
TDFN 8L Green	8	2 x 2 x 0.75	3,000	3,000	178 / 60	100	400	100	400	8	4

Carrier Tape Drawing and Dimensions

Package Type	PocketBTM Length	PocketBTM Width	Pocket Depth	Index Hole Pitch	Pocket Pitch	Index Hole Diameter	Index Hole to Tape Edge	Index Hole to Pocket Center	Tape Width
	A0	В0	K0	P0	P1	D0	E	F	W
TDFN 8L Green	2.3	2.3	1.05	4	4	1.55	1.75	3.5	8



Recommended Reflow Soldering Profile

Please see IPC/JEDEC J-STD-020: latest revision for reflow profile based on package volume of 3.00 mm³ (nominal). More information can be found at www.jedec.org.



Revision History

Date	Version	Change		
6/8/2023 1.03 Updated Part Marking Definition				
2/9/2022 1.02		Updated Company name and logo Fixed typos		
7/10/2018	1.01	Updated style and formatting		

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.