RENESAS

ISL15102

Single Port, PLC Differential Line Driver

The <u>ISL15102</u> is a single port differential line driver developed for Power Line Communication (PLC) applications. The device is designed to drive heavy line loads while maintaining a high level of linearity required in Orthogonal Frequency Division Multiplexing (OFDM) PLC modem links.

The ISL15102 has a disable control pin (DIS). In Disable mode, the line driver goes into Low Power mode and the outputs maintain a high impedance in the presence of high receive signal amplitude, improving TDM receive signal integrity.

The ISL15102 has built-in thermal protection. When the internal temperature reaches +150 °C (typical) the driver shuts down to prevent damage to the device.

An internal input CM buffer maximizes the dynamic range and reduces the number of external components in the application circuit.

The ISL15102 is supplied in a thermally-enhanced small footprint (4mmx5mm) 24 Ld QFN package. The ISL15102 is specified for operation across the -40°C to +105°C operating ambient temperature range.

Features

- Single differential driver
- Internal V_{CM}
- 90MHz signal bandwidth
- 900V/ μs slew rate
- Single +8V to +28V supply, absolute maximum 30V
- Supports narrowband and broadband DMT PLC
- -86dB THD at 200kHz in to 50Ω line load
- -70dB THD at 3MHz in to 50Ω line load
- Control pin for enable/disable for TDM operation
- Thermal shutdown

Applications

• Power line communication differential driver

Table 1. Alternate Solutions

Part #	Nominal ±V _S (V)	Bandwidth (MHz)	Applications
ISL15100	±6, +12	180	Broadband PLC
ISL1571	±6, +12	250	Broadband PLC



Figure 1. Typical Application Circuit

1. Overview

1.1 Ordering Information

Part Number (<u>Notes 2, 3</u>)	Part Marking	Operating Ambient Temp Range (°C)	Tape and Reel (Units) (<u>Note 1</u>)	Package (RoHS Compliant)	Pkg. Dwg. #
ISL15102IRZ	15102IRZ	-40 to +105	-	24 Ld QFN	L24.4x5F
ISL15102IRZ-T13	15102IRZ	-40 to +105	2.5k	24 Ld QFN	L24.4x5F
ISL15102IRZ-EVALZ	Evaluation Board	·		·	

Notes:

1. See <u>TB347</u> for details about reel specifications.

 These Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J-STD-020.

> ISL15102 (24 Ld QFN)

3. For Moisture Sensitivity Level (MSL), see the ISL15102 device page. For more information about MSL, see TB363.

1.2 Pin Configuration







1.3 Pin Descriptions

Pin Number	Pin Name	Function	Circuit
1	VINA+	Amplifier A non-inverting input	See <u>Circuit 1</u>
2	VINB+	Amplifier B non-inverting input	See <u>Circuit 1</u>
3, 4, 6, 7, 8, 9, 12, 13, 14, 15, 16, 24	NC	No internal connection	
10, 22	GND	Ground connection	
5	VCM	Output common-mode bias	
11, 21	VS+	Positive supply voltage	
17	VOUTB	Amplifier B output	See <u>Circuit 2</u>
18	VINB-	Amplifier B inverting input	See <u>Circuit 3</u>
19	VINA-	Amplifier A inverting input	See <u>Circuit 3</u>
20	VOUTA	Amplifier A output	See <u>Circuit 2</u>
23	DIS	Disable control pin	
-	Thermal Pad	Connects to GND	





2. Specifications

2.1 Absolute Maximum Ratings

T_A = +25°C

Parameter	Minimum	Maximum	Unit
V _S + Voltage to GND	-0.3	30	V
Driver V _{IN} + Voltage	GND	V _S +	V
DIS Voltage to GND	-0.3	6	V
V _{CM} Voltage to GND	GND	V _S +	
ESD Rating	Va	lue	Unit
Human Body Model (Tested per JS-001-2014)	2		kV
Charged Device Model (Tested per JS-002-2014)	750		V

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.

2.2 Thermal Information

Thermal Resistance (Typical)	θ _{JA} (°C/W)	⊕ _{JC} (%\°)
24 Ld QFN Package (<u>Notes 4</u> , <u>5</u>)	38	4

Notes:

 θ_{JA} is measured in free air with the component mounted on a high-effective thermal conductivity test board with direct attach features. See <u>TB379</u>.

5. For θ_{JC} , the case temperature location is the center of the exposed metal pad on the package underside.

Parameter	Minimum	Maximum	Unit
Storage Temperature Range	-65	+150	°C
Power Dissipation	See Figure 14		
Pb-Free Reflow Profile	See <u>TB493</u>		

2.3 Recommended Operation Conditions

Parameter	Minimum	Maximum	Unit
Temperature Range	-40	+105	°C
Junction Temperature	-40	+150	°C

2.4 Electrical Specifications

Unless otherwise noted, all tests are at the specified temperature $T_A = +25^{\circ}C$, $V_S + = +12V$, $A_V = 10V/V$, $R_F = 4.22k\Omega$, $R_L = 50\Omega$ differential, DIS = 0V.

Parameter		Symbol	Test Conditions	Min (<u>Note 6</u>)	Тур (<u>Note 7</u>)	Max (<u>Note 6</u>)	Unit
AC Performance					•		
-3dB Small Signal Bandwidth		BW	V _O < 2V _{P-P-DIFF}		90		MHz
-3dB Large Signal Bandwidth			V _O = 10V _{P-P-DIFF}		60		MHz
20% to 80%		SR	V _O = 10V _{P-P-DIFF}		900		V/µs
200kHz Harmonic Distortion	2nd Harmonic		V _{OUT} = 2V _{P-P-DIFF}		-88		dBc
	3rd Harmonic		V _{OUT} = 2V _{P-P-DIFF}		-92		dBc
	THD		V _{OUT} = 2V _{P-P-DIFF}		-86		dBc
3MHz Harmonic Distortion	2nd Harmonic		V _{OUT} = 2V _{P-P-DIFF}		-83		dBc
	3rd Harmonic		V _{OUT} = 2V _{P-P-DIFF}		-70		dBc
	THD	1	V _{OUT} = 2V _{P-P-DIFF}		-70		dBc
6MHz Harmonic Distortion	2nd Harmonic		V _{OUT} = 2V _{P-P-DIFF}		-76		dBc
	3rd Harmonic		V _{OUT} = 2V _{P-P-DIFF}		-66		dBc
	THD		V _{OUT} = 2V _{P-P-DIFF}		-65		dBc
Non-Inverting Input Voltage Noise at each of the Two Inputs		e _N	f = 1MHz		8.5		nV/√Hz
Non-Inverting Input Current Noise at each of the Two Inputs		+i _N	f = 1MHz		1.5		pA/√Hz
Inverting Input Current Noise at each of the Two Inputs		⁻ⁱ N	f = 1MHz		38		pA/√Hz
Common-Mode Output Noise		e _{N-CM}	f = 1MHz		128		nV/√Hz
Power Control Features		•			•		
Logic High Voltage		V _{IH}	DIS input	2.0			V
Logic Low Voltage		V _{IL}	DIS input			0.8	V
Logic High Current for DIS		IIH	DIS = 3.3V		0.3		μA
Logic Low Current for DIS		۱ _{IL}	DIS = 0V		-0.4		μA
Supply Characteristics		•			•		
Maximum Operating Supply \	/oltage				28		V
Minimum Operating Supply V	oltage				8		V
GND Pin Current		I _{GND}	All outputs at 0V, DIS = 3.3V		0.4		mA
Positive Supply Current		l _S + (full power)	All outputs at V _S +/2, DIS = 0V V _{O-Diff} = 0V		21		mA
Positive Supply Current		I _S + (power-down)	All outputs at V _S +/2, DIS = 3.3V, V _{O-Diff} = 0V		0.4		mA
Output Characteristics		•		•			
Unloaded Output Differential	Swing	V _{OUT}	R _{L-DIFF} = no load		20		V _{P-P}
Input Characteristics			•	•	•		•
Input Offset Voltage - Differer	tial Mode	V _{IOS-DM}	(VINA+ - VINB+)	-17	-0.3	17	mV
Input Offset Voltage - Commo	n-Mode	V _{IOS-CM}	Delta to V _S +/2	-17	4	17	mV



Unless otherwise noted, all tests are at the specified temperature $T_A = +2$	-25° C, V _S + = +12V, A _V = 10V/V, R _F = 4.22k\Omega, R _L = 50 Ω
differential, DIS = 0V. (Continued)	

Parameter	Symbol	Test Conditions	Min (<u>Note 6</u>)	Typ (<u>Note 7</u>)	Max (<u>Note 6</u>)	Unit
Input V _{OS} Drift	V _{OS, DRIFT}	-25°C to +125°C T _J		±2		µV/°C
Non-Inverting Input Bias Current - Differential Mode	+I _{BDM}	(+I _{BA} - +I _{BB)}	-3	0.2	3	μA
Inverting Input Bias Current - Differential Mode	-I _{BDM}	(-I _{BA} I _{BB)}	-20	-0.6	20	μA
Non-Inverting I _B + Drift	I _{B+, DRIFT}	-25°C to +105°C T _J		±6		nA/°C
Inverting I _B - Drift	I _{B-, DRIFT}	-25°C to +105°C T _J		±6		nA/°C
Power Supply Rejections to Differential Output (Input Referred)	PSRR	V _S + = +8V to +28V		68		dB
Power Supply Rejections to Common-Mode Output (Output Referred)		V_{S} + = +8V to +28V		22		dB
Differential Input Resistance	Z _{IN}			6		kΩ
Thermal Protection			•	•	•	
Thermal Shutdown			+125	+160		°C

Notes:

6. Compliance to datasheet limits is assured by one or more methods: production test, characterization, and/or design.

7. Typical values are for information purposes only.



ISL15102

3. Typical Performance Curves

 V_{S} + = +12V, R_{F} = 4.22k Ω , A_{V} = 10V/V differential, R_{L} = 50 Ω differential, T_{A} = +25°C, DIS = 0V, unless otherwise noted.



Figure 2. Small Signal Frequency Response vs Gain



Figure 4. 1MHz Harmonic Distortion vs Output Swing



Figure 3. Large Signal Frequency Response



Figure 5. 4MHz Harmonic Distortion vs Output Swing



Figure 7. 4MHz Harmonic Distortion vs Load



Figure 6. 1MHz Harmonic Distortion vs Load





 V_{S} + = +12V, R_{F} = 4.22k Ω , A_{V} = 10V/V differential, R_{L} = 50 Ω differential, T_{A} = +25°C, DIS = 0V, unless otherwise noted. (Continued)





Figure 10. Small Signal Frequency Response vs R_S and C_{LOAD}







Figure 9. Small Signal Frequency Response vs CLOAD



Figure 11. Harmonic Distortion vs Frequency







 $V_{S}+=+12V, R_{F}=4.22k\Omega, A_{V}=10V/V \text{ differential}, R_{L}=50\Omega \text{ differential}, T_{A}=+25^{\circ}C, \text{ DIS}=0V, \text{ unless otherwise noted.}$ (Continued)



Figure 14. Package Power Dissipation vs Ambient Temperature



4. Test Circuit



Figure 15. Frequency Response Characterization Circuit



5. Applications Information

5.1 Applying Wideband Current Feedback Op Amps as Differential Drivers

A Current Feedback Amplifier (CFA) such as the ISL15102 is particularly suited to the requirements of high output power, high bandwidth, and differential drivers. This topology offers a high slew rate on low quiescent power and the ability to hold AC characteristics relatively constant over a wide range of gains. The AC characteristics are principally set by the feedback resistor (R_F) value in simple differential gain circuits as shown in Figure 16.



Figure 16. Passive Termination Circuit

In this differential gain of 10V/V circuit, the 4.22k feedback resistors (R_F) set the bandwidth, and the 931 gain resistor (R_G) controls the gain. The V_O/V_I gain for this circuit is set by Equation 1:

(EQ. 1)
$$\frac{V_O}{V_I} = 1 + \left(2 \cdot \frac{R_F}{R_G}\right) = 1 + \left(2 \cdot \frac{4.22 k\Omega}{931\Omega}\right) = 10.06$$

The effect of increasing or decreasing the feedback resistor value is shown in Figure 8. Increasing R_F will tend to roll off the response, while decreasing it will peak the frequency response up, extending the bandwidth. R_G was adjusted in each of these plots to hold a constant gain of 10 (or 20dB). This shows the flexibility offered by the CFA topology; the frequency response can be controlled with the value of the feedback resistor, R_F , with resistor R_G setting the desired gain.

The ISL15102 provides two very power efficient, high output current CFAs. These are intended to be connected as one differential driver. The <u>Pin Configuration</u> show that Channels A and B are intended to operate as a pair. Powerdown control is provided through control pin DIS, which sets the power for Channels A and B together.

Very low output distortion at low power can be provided by the differential configuration. The high slew rate intrinsic to the CFA topology also contributes to the exceptional performance shown in Figure 11. This swept frequency distortion plot shows low distortion at 200kHz holding to very low levels up through 10MHz.

5.2 Input Biasing and Input Impedance

The ISL15102 has internal resistors at the non-inverting inputs for mid-rail biasing, so only external AC coupling capacitors are required for input biasing, shown in Figure 1. With a 100nF coupling capacitor and an input differential impedance of $6k\Omega$ typical, the first order high-pass cut-off frequency is 530Hz.



5.3 **Power Control Function**

DIS controls the quiescent current for the port constructed from Amplifiers A and B. Taking DIS high (>2V), will put the device in Power-Down mode, reducing the supply current to typical 0.4mA. Taking DIS low (<0.8V), will place the drive in Full Power mode, consuming typically 22mA supply current. Table 2 summarizes the operation modes for the ISL15102.

DIS	Operation
0	I _S Full Power
1	Power-Down

Table 2. Power Modes of the ISL15102



6. Performance Considerations

6.1 Driving Capacitive Loads

All closed-loop op amps are susceptible to reduced phase margin when driving capacitive loads. This shows up as peaking in the frequency response that can, in extreme situations, lead to oscillations. The ISL15102 is designed to operate successfully with small capacitive loads such as layout parasitics. As the parasitic capacitance increases, it is best to consider a small resistor in series with each output to isolate the phase margin effects of the capacitor. Figure 9 shows the effect of capacitive load on the differential gain-of-10 circuit. With 22pF on each output, we see about 3dB peaking. This will increase quickly at higher C_{LOADS} . If this degree of peaking is unacceptable, a small series resistor can be used to improve the flatness as shown in Figure 10.

6.2 Board Design Recommendations

The feedback resistors need to be placed as close as possible to the output and inverting input pins to minimize parasitic capacitance in the feedback loop. Keep the gain resistor also very close to the inverting inputs for its port and minimize parasitic capacitances to ground or power planes as well.

Close placement of the supply decoupling capacitors will minimize parasitic inductance in the supply path. High frequency load currents are typically pulled through these capacitors, so close placement of 0.01μ F capacitors on each of the supply pins will improve dynamic performance. Higher valued capacitors, 6.8μ F typically, can be placed further from the package as they are providing more of the low frequency decoupling.

Connect the thermal pad for the ISL15102 to ground. It is recommended to fill the PCB metal beneath the thermal pad with a 3x3 array of vias to spread heat away from the package. The larger the PCB metal area, the lower the junction temperature of the device will be.

Although the ISL15102 is relatively robust in driving parasitic capacitive loads, it is always preferred to place any series output resistors as close as possible to the output pins. Then trace capacitance on the other side of that resistor will have a much smaller effect on loop phase margin.

Protection devices that are intended to steer large load transients away from the ISL15102 output stage and into the power supplies or ground should have a short trace from their supply connections into the nearest supply capacitor, or they should include their own supply capacitors to provide a low impedance path under fast transient conditions.



7. Supply Transient Immunity

Power line modules can experience supply voltage transients of up to 40V. To estimate the transient immunity of the ISL15102 under these conditions, several units were tested beyond the specifications in the <u>Absolute Maximum</u> <u>Ratings</u> table. <u>Figure 17</u> shows the device configuration used for this test and <u>Figure 18</u> shows the actual test pulses applied.

In the test, a pulse generator applies 60 pulses of 42V peak voltage and 600ms pulse duration into the driver supply pins (VS) with a 10s pause interval between pulses. There was no change in the device quiescent current before and after the testing, and the device did not show any signs of physical or electrical damage or abnormality.

The primary objective of this test was to simulate the transient immunity of the PLC driver supply and does not imply performance or maximum limits beyond those specified in the Absolute Maximum Ratings.



Figure 17. Supply Transient Test Configuration



Figure 18. Supply Transient Test Pulses



8. Revision History

Rev.	Date	Description
1.02	Jun 13, 2024	Updated operating temperature maximum from 85 to 105C throughout. Removed Related Literature section. Updated Figure 14.
1.01	Sep 3, 2020	Updated links throughout. Added Supply Transient Immunity section.
1.00	May 3, 2018	Added ISL15102IRZ-EVALZ to the Ordering Information table. Updated Figures 2-13 to correct formatting issues. Figure 14, changed Y-axis unit of measurement from dB to W. Removed About Intersil section Updated the disclaimer.
0.00	Dec 1, 2017	Initial release



Package Outline Drawing 9.

For the most recent package outline drawing, see <u>L24.4x5F</u>.





TOP VIEW





TYPICAL RECOMMENDED LAND PATTERN



NOTES:

- 1. Dimensions are in millimeters.
- Dimensions in () are for Reference Only.
- 2. Dimensioning and tolerancing conform to ASMEY14.5m-1994.
- 3. Unless otherwise specified, tolerance: Decimal ± 0.05
- 4. Dimension applies to the metallized terminal and is measured between 0.20mm and 0.30mm from the terminal tip.
- **5.** Tiebar shown (if present) is a non-functional feature.
- $\underline{6}$ The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.