

Introduction

Sync signals are a necessary part of video systems, but it seems like they are often there when you don't want them, and conspicuously absent when you need one. Thus, two common functions required for processing analog video signals are sync strippers, to remove unwanted sync signals, and sync inserters to combine separate video and sync signals into one "composite" video signal. An ideal sync stripper or inserter should perform the desired function and drive at least one double terminated video load without degrading the video signal.

Sync Stripper

In video systems it is frequently necessary to remove the sync pulse from a video signal, while passing the active video information. A familiar application for this is the scrambling of premium channels by cable operators so that they may only be viewed by authorized subscribers. The removal of the sync pulse makes it impossible for the television receiver to lock onto the video signal thus producing a highly distorted picture. Sync strippers are also useful for removing the sync pulse from video signals preceding A/D conversion. After removal of the sync pulse, the active video portion of the signal may be gained up to the full scale input range of the converter for better resolution.

Figure 1 shows a composite video sync stripper composed of an Output Limiting Op Amp (U₁) and a Programmable Gain, Output Limiting Buffer (U₂). U₂ is the video amplifier/driver, and is configured in a gain of 2 in order to provide an overall unity gain while driving a double terminated 75Ω cable. Using the HFA1115 for U₂ (an HFA1113 may be used if higher bandwidth is needed for component video applications), rather than an op amp, saves board space because the gain setting resistors are inside the IC. U₁ is configured as a comparator and performs the sync detect function. The Sync Detect adjustment is nominally set for a comparator threshold of -0.2V, which sets it below the level of the active video information, but within the normal level for sync signals.




FIGURE 1. COMPOSITE VIDEO SYNC STRIPPER

During a sync pulse, the output of the comparator (U₁) swings to the voltage set on its V_H pin (approximately 0V in this case). The output of U₁ drives the V_L input of U₂, so the video output (V_{OUT}) is prevented from swinging below GND, thereby removing the sync pulse. The Sync Null potentiometer sets the V_H level of the comparator, and is adjusted for a 0V output from U₂ during the sync interval. This adjustment compensates for offset errors in the limiting circuitry of U₁ and U₂.

Figure 2 shows a comparison of the input (a composite NTSC test signal) and output waveforms of the sync stripper circuit. Note that the active portion of the composite video signal crosses below the blanking level (0V in this case). This is why a simple half wave rectifier, or a component video sync stripper (see HFA1103 data sheet and App Note AN9514) cannot be used as a composite video sync stripper. The circuit in Figure 1 removes the sync pulse while preserving the full range of the active video portion of the signal. During this active video, the comparator's output swings to the voltage defined by its V_L input (approximately -2.5V), so no low limiting is applied to U₂. Thus the video signal is passed by U₂ with no limiting distortion.

This circuit does produce glitches at the sync edges that are a few nanoseconds wide, but most receivers will not recognize these glitches as sync pulses. In sensitive applications, these glitches can be reduced by a low pass filter.




FIGURE 2. COMPOSITE VIDEO INPUT AND SYNC STRIPPER OUTPUT

Sync Inserter

In video distribution systems or video switchers, cost usually prevents assigning channels solely for sync signals. Therefore, sync signals are usually added to an active video channel, before running through the switcher or router, via a sync inserter circuit.

A simple variation of the circuit in Figure 1 may be used to insert sync pulses in video signals. If a properly timed TTL level pulse is applied to the Sync Input during the horizontal or vertical blanking interval, the circuit in Figure 3 inserts a negative sync pulse into the video signal applied at the Video Input.




FIGURE 3. SYNC INSERTION CIRCUIT

On the positive transition of the Sync Input signal, the comparator's (U₁) output swings to the voltage defined at its V_L input (approximately -0.8V). This drives the video amplifier's (U₂) V_H input to -0.8V (approximately), which forces its output to approximately -0.6V, and yields a -300mV sync signal at the output of a double terminated cable (V_{OUT}). The Sync Amplitude potentiometer can be adjusted to set the sync tip to the desired voltage.

Once the Sync Input returns to GND, the comparator output swings to 2.5V, as defined by its V_H input, and the video amplifier is once again ready to pass the active video information.

Figure 4 shows the output of the Sync Inserter which used the sync stripped output from Figure 2 as its video input, and a positive TTL level pulse for its sync input.




FIGURE 4. OUTPUT FROM SYNC INSERTER CIRCUIT

If the Sync Input signal is an inverted TTL pulse, move the reference divider network from the noninverting to the inverting input, and connect the Sync Input (sans the 1.5kΩ resistor) to the noninverting input.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.