The 8312 is a low skew, 1-to-12 LVCMOS/ LVTTL Fanout Buffer and a member of the family of High Performance Clock Solutions from IDT. The 8312 single-ended clock input accepts LVCMOS or LVTTL input levels. The low impedance LVCMOS outputs are designed to drive 50Ω series or parallel terminated transmission lines. The effective fanout can be increased from 12 to 24 by utilizing the ability of the outputs to drive two series terminated lines. The 8312 is characterized at full 3.3V, 2.5V, and 1.8V, mixed 3.3V/2.5V, 3.3V/1.8V and 2.5V/1.8V output operating supply modes. Guaranteed output and part-to-part skew characteristics along with the 1.8V output capabilities makes the 8312 ideal for high performance, single ended applications that also require a limited output voltage.
Title | Type | Date | |
---|---|---|---|
PDF382 KB
|
Datasheet
|
||
PDF1.99 MB
|
Application Note
|
||
PDF322 KB
|
Application Note
|
||
PDF170 KB
|
Application Note
|
||
PDF146 KB
|
Application Note
|
||
PDF495 KB
|
Application Note
|
||
PDF442 KB
|
Application Note
|
||
PDF153 KB
|
Application Note
|
||
PDF565 KB
|
Application Note
|
||
PDF121 KB
|
Application Note
|
||
PDF743 KB
|
End Of Life Notice
|
||
PDF715 KB
|
End Of Life Notice
|
||
PDF363 KB
|
End Of Life Notice
|
||
PDF209 KB
|
End Of Life Notice
|
||
PDF217 KB
|
Overview
|
||
PDF1.83 MB
|
Overview
|
||
PDF611 KB
|
Product Change Notice
|
||
PDF611 KB
|
Product Change Notice
|
||
PDF95 KB
|
Product Change Notice
|
||
PDF50 KB
|
Product Change Notice
|
||
PDF36 KB
|
Product Change Notice
|
||
PDF472 KB
|
Product Change Notice
|
Schematic symbols, PCB footprints, and 3D CAD models from SamacSys can be found by clicking on products in the Product Options table. If a symbol or model isn't available, it can be requested directly from the website.