[Notes] e² studio Smart Configurator Plug-in,

R20TS0591ES0100 Rev.1.00 Jun. 16, 2020

Smart Configurator for RX

Outline

When using the products in the title, note the following point.

- 1. When using Data Transfer Controller (DTC) component and making configuration for its vector base address
- 2. When using SCI/SCIF Asynchronous Mode component and making configuration for its bit-rate
- 3. When using AN007 or AN107 as analog input pins in S12AD components
- 1. When Using Data Transfer Controller (DTC) Component and Making Configuration for Its Vector Base Address
- 1.1 Applicable Products
 - > e² studio V6.2.0 (Smart Configurator Plug-in V1.3.0) or later
 - Smart Configurator for RX V1.3.0 or later

1.2 Applicable Devices

 RX Family: RX230, RX231 groups (Products with 32Kbytes RAM capacity only) RX651, RX65N groups (Products with 640Kbytes RAM capacity only)

1.3 Details

When configuring the vector base address in Data Transfer Controller (DTC) component, because the address range for this vector base address is determined incorrectly, error marks do not appear properly.

In case of RX230, RX231 groups (Products with 32Kbytes RAM capacity only)

Correct address range: 0x00000000~0x00007C00

Incorrect address range: 0x00000000~0x0000FC00 (See Figure1.1)

In case of RX651, RX65N groups (Products with 640Kbytes RAM capacity only)
 Correct address range: 0x0000000~0x0003FC00 and 0x00800000~0x0085FC00
 Incorrect address range: 0x0000000~0x0003FC00 only (See Figure1.2)

Base setting DTC0			
Transfer data read skip	Disable	~	The correct address range is
Address mode	Full-address mode (32 bits)	~	range '0x00007C01~0x0000FC00' can be input
DTC vector base address	0x0000FC00		without any error.

Figure 1.1 DTC vector base address determined based on the incorrect address range (RX230, RX231 groups)

E	Base setting DTC0				
	Transfer data read skip	Disable			
	Address mode	Full-address mode (32 bits)	\sim		The error mark is displayed when inputting a
	DTC vector base address	0x0085EC00		Ð	value in the range '0x00800000~0x0085FC00'.

Figure 1.2 DTC vector base address determined based on the incorrect address range (RX651, RX65N groups)

1.4 Workaround

- In case of RX230, RX231 groups (Products with 32Kbytes RAM capacity) Manually correct the DTC vector base address to 0x00007C00 or smaller.
- In case of RX651, RX65N groups (Products with 640Kbytes RAM capacity)

Ignore the error mark besides the DTC vector base address textbox if the input address value falls in the range '0x00800000 ~ 0x0085FC00' and is in 1-KBytes unit.

1.5 Schedule for Fixing the Problem

This problem will be fixed in the following versions. (Scheduled to be released in July 2020.)

- e² studio 2020-07
- Smart Configurator for RX V2.6.0

- 2. When Using SCI/SCIF Asynchronous Mode Component and Making Configuration for Its Bit-Rate
- 2.1 Applicable Products
 - > e² studio V6.0.0 (Smart Configurator Plug-in V1.2.0) or later
 - Smart Configurator for RX V1.2.0 or later
- 2.2 Applicable Devices
 - RX Family: RX651, RX65N groups

2.3 Details

When making configuration for the bit-rate on ACI/SCIF Asynchronous Mode component by using the textbox, if the value is within the input range but smaller than 8 times of the minimum value, then the generated codes for bit-rate setting are incorrect.

Example: When using SCI channel 0 and inputting 500 bps in the bit-rate textbox

Input value 500 bps is within the input range (114.441~7500000.0) but smaller than 8 times of minimum value (8*114.441=915.528). Therefore, the generated codes for bit-rate setting are incorrect.

GUI configuration (Figure 2.1) and incorrect generated code (Figure 2.2) are shown below.

Transfer rate setting			
Transfer clock	Internal clock	~	Input range will be printed out to
Base dock	16 cycles for 1-bit period	\sim	output console when the user
Bit rate	500	~	double-clicks inside the bit-rate
Enable modulation duty correction			value between 114.441 to
SCK0 pin function	SCK is not used	~	915.528, and the generated code
Noise filter setting			for bit-fate will be incorrect.
Enable noise filter			
Noise filter dock	Clock signal divided by 1	~	60000000 (Hz)

Figure 2.1 GUI configuration for bit-rate on SCI/SCIF Asynchronous Mode



Figure 2.2 Generated code for bit-rate on SCI/SCIF Asynchronous Mode

2.4 Workaround

Follow the steps below by referring to the generated codes for SCI/SCIF Asynchronous Mode component for RX64M project.

- (1) Create a Smart Configurator RX64M project and add SCI/SCIF Asynchronous Mode component. Set resource to any one from SCI0 ~ 7, or SCI12.
- (2) Configure settings for items within the "Transfer rate setting" group to be same as Smart Configurator RX651/N project^{*1}.

Transfer clock	Internal clock	~	
Base clock	16 cycles for 1-bit period	~	
Bit rate	500	~	(bps)
Enable modulation duty correction			
SCK0 pin function	SCK is not used	~	

- (3) Generate codes and copy SMR.CKS and SEMR.ABCS macro values and BRR register value in the RX651/N project initialization API and replaces the existing values (See Figure 2.2) respectively.
 - *1: Make sure that PCLK frequency setting values on the clock page for RX651/N and RX64M project are same, for RX651/N, SCI0-9, SCI12 use PLCKB, SCI10 and SCI11 use PCLKA; for RX64M, all channels use PCLKB.

2.5 Schedule for Fixing the Problem

This problem will be fixed in the following versions. (Scheduled to be released in July 2020.)

- ➢ e² studio 2020-07
- Smart Configurator for RX V2.6.0

- 3. When Using AN007 or AN107 as Analog Input Pins in S12AD Components
- 3.1 Applicable Products
 - > e² studio V7.2.0 (Smart Configurator Plug-in V1.5.0) or later
 - Smart Configurator for RX V1.5.0 or later
- 3.2 Applicable Devices
 - RX Family: RX66T, RX72T groups

3.3 Details

When using AN007 or AN107 as analog input pins, although PxDEN bits^{*1} are supposed to be cleared to 0, incorrect code is generated. Therefore, AN007 and AN107 cannot be used as analog input pins.

*1: x=000 to 002 for AN007, x=100 to 102 for AN107

Below is an example of when using AN007 as an analog input pin.

In case of AN107, read "AN007" as "AN107" below.

- Example 1
- · Conditions

Item		Settings
AN001 and AN002	Pin settings	Analog input pins
	Analog input path	Any one of the top 4 selections from its combo box
Amplifier input setting		Single-ended

Analog input channel setting	
AN000 AN001 AN002	AN003
:	
Programmable gain amplifier setting	
Amplifier input setting (AN000~AN002)	Single-ended ~
AN000 analog path selection	A/D_AN000 CMPC00_None CMPC01_None V
Gain selection	x 4.000 ~
AN001 analog path selection	A/D_AN001 CMPC10_None CMPC11_None ~
Gain selection	x 4.000 ~
AN002 analog path selection	A/D_AN002 CMPC20_None CMPC21_None ~
Gain selection	x 4.000 ~

Figure 3.1 GUI settings for Example 1

· Generated code

```
* Function Name: R Config S12AD0 Create
* Description : This function initializes the S12AD0 channel
* Arguments : None
* Return Value : None
void R Config S12AD0 Create(void)
{
   /* Cancel S12AD0 module stop state */
   MSTP(S12AD) = OU;
   . . . . .
   S12AD.ADANSAO.WORD = 0002 AD ANx01 USED | 0004 AD ANx02 USED |
0080 AD ANx07 USED;
   \overline{S12AD}. ADADS0. WORD = 0080 AD ANx07
                                   Code to clear P000DEN bit:
                                   'S12AD.ADPGADCR0.BIT.P000DEN = 0U' is
   /* Set AN001 amplifier */
                                   missing
   S12AD.ADPGADCR0.BIT.P001DEN = 0U;
   S12AD.ADPGACR.BIT.P001CR = 0001 AD PATH ANX NONE NONE;
   /* Set AN002 amplifier */
   S12AD.ADPGADCR0.BIT.P002DEN = 0U;
   S12AD.ADPGACR.BIT.P002CR = 0001 AD PATH ANX NONE NONE;
   S12AD.ADCER.WORD = 0000 AD AUTO CLEARING DISABLE
0000 AD SELFTDIAGST DISABLE | 0000 AD RIGHT ALIGNMENT;
   SI2AD.ADELCCR.BYTE = 02 ALL SCAN COMPLETION;
   . . . . . .
   R Config S12AD0 Create UserInit();
```

Figure 3.2 Generated code for Example 1

Example 2

· Conditions

Item		Settings
AN001	Pin settings	Analog input pins
Analog input path		Any one of the top 4 selections from its combo box
Amplifier input setting		Single-ended

Analog input channel setting AN000 AN001 AN002	AN003 AN007
Programmable gain amplifier setting	
Amplifier input setting (AN000~AN002)	Single-ended ~
AN000 analog path selection	A/D_AN000 CMPC00_None CMPC01_None ~
Gain selection	x 4.000 ~
AN001 analog path selection	A/D_AN001 CMPC10_None CMPC11_None ~
Gain selection	x 4.000 ~
AN002 analog path selection	A/D_AN002 CMPC20_None CMPC21_None ~
Gain selection	x 4.000 ~

Figure 3.3 GUI settings for Example 2

· Generated code

/**************************************	******	
* Function Name: R Config S12AD0 Creat	e	
* Description : This function initializes the S12AD0 channel		
* Arguments : None		
* Return Value : None		
* * * * * * * * * * * * * * * * * * * *	******	
<pre>void R Config S12AD0 Create(void)</pre>		
{		
/* Cancel S12AD0 module stop state	e */	
MSTP(S12AD) = OU;		
S12AD.ADANSA0.WORD = _0002_AD_ANx0	1 HSEN 0080 AN ANV07 HSEN.	
S12AD.ADADS0.WORD = _0080_AD_ANx07	Code to clear P000DEN bit:	
	'S12AD.ADPGADCR0.BIT.P000DEN = 0U' is	
/* Set AN001 amplifier */	missing	
S12AD.ADPGADCR0.BIT.P001DEN = 0U;		
$S12AD.ADPGACR.BIT.P001CR = _0001_A$	Code to clear P000DEN bit:	
	'S12AD.ADPGADCR0.BIT.P002DEN = 0U' is	
/* Set compare control register */	missing	
$S12AD.ADCMPCR.WORD = 0000 AD_WINI$		
_0000_AD_WINDOWFUNCTION_DISABLE;		
•••••		
\mathbf{D} and \mathbf{f} and \mathbf{D} and \mathbf{D}		
R_CONTIG_SIZADU_Create_UserInit();		
3		

Figure 3.4 Generated code for Example 2

Example 3

· Conditions

Item		Settings
AN002	Pin settings	Analog input pins
Analog input path		Any one of the top 4 selections from its combo box
Amplifier input setting		Single-ended

Analog input channel setting AN000 AN001 AN002	AN003	
1		
Programmable gain amplifier setting		
Amplifier input setting (AN000~AN002)	Single-ended	~
AN000 analog path selection	A/D_AN000 CMPC00_None CMPC01_None	\sim
Gain selection	x 4.000	\sim
AN001 analog path selection	A/D_AN001 CMPC10_None CMPC11_None	\sim
Gain selection	x 4.000	\sim
AN002 analog path selection	A/D_AN002 CMPC20_None CMPC21_None	\sim
Gain selection	x 4.000	\sim

Figure 3.5 GUI settings for Example 3

· Generated code

/**************************************
* Function Name: R Config S12AD0 Create
* Description : This function initializes the S12AD0 channel
* Arguments : None
* Return Value : None

void R Config S12AD0 Create(void)
/* Cancel S12AD0 module stop state */
MSTP(S12AD) = OU;
S12AD.ADANSAO.WORD = 0004 AD ANx02 USED 0080 AD ANx07 USED;
S12AD.ADADS0.WORD = 0080 AD ANx07
Codes to clear P000DEN and P001DEN bit:
/* Set AN002 amplifier */ 'S12AD.ADPGADCR0.BIT.P000DEN = 0U' and
S12AD.ADPGADCRO.BIT.P002DEN = 0U; 'S12AD.ADPGADCRO.BIT.P001DEN = 0U' are
S12AD.ADPGACR.BIT.P002CR = 0001 AD missing.
S12AD.ADCER.WORD = 0000 AD AUTO CLEARING DISABLE
0000 AD SELFTDIAGST DISABLE 0000 AD RIGHT ALIGNMENT;
SI2AD.ADELCCR.BYTE = 02 ALL SCAN COMPLETION;
S12AD.ADCSR.WORD = 1000 AD SCAN END INTERRUPT ENABLE;
· · ·
R Config S12AD0 Create UserInit();

Figure 3.6 Generated code for Example 3

3.4 Workaround

When using AN007 or AN107 as analog input pins, manually add code to clear PxDEN bits^{*1} (\$12AD.ADPGADCR0.BIT.PxDEN = 0U' to the generated file.

*1: x=000 to 002 for AN007, x=100 to 102 for AN107

- Source file: "< Configuration name>.c"
- Function: "void R_<configuration-name>_Create(void)"

The < Configuration name> varies depending on the selected component of S12AD.

Note: When code is generated again, generated code returns to the state before modification. Therefore, modify the source file each time you generate code.

The following is an example of modification when < configuration-name> is Config_S12AD0 (default).

Modification example for Example 1 in section 3.3

```
* Function Name: R Config S12AD0 Create
* Description : This function initializes the S12AD0 channel
* Arguments : None
* Return Value : None
                  void R Config S12AD0 Create(void)
{
   /* Cancel S12AD0 module stop state */
   MSTP(S12AD) = OU;
   . . . . .
   S12AD.ADANSAO.WORD = 0002 AD ANx01 USED | 0004 AD ANx02 USED |
0080 AD ANx07 USED;
   S12AD.ADADS0.WORD = 0080 AD ANx07 ADD USED;
                                   Add a new line of code to clear P000DEN bit
   S12AD.ADPGADCR0.BIT.P000DEN = 0U;
   /* Set AN001 amplifier */
   S12AD.ADPGADCR0.BIT.P001DEN = 0U;
   S12AD.ADPGACR.BIT.P001CR = 0001 AD PATH ANX NONE NONE;
   /* Set AN002 amplifier */
   S12AD.ADPGADCR0.BIT.P002DEN = 0U;
   S12AD.ADPGACR.BIT.P002CR = 0001 AD PATH ANX NONE NONE;
   S12AD.ADCER.WORD = 0000 AD AUTO CLEARING DISABLE |
0000 AD SELFTDIAGST DISABLE | 0000 AD RIGHT ALIGNMENT;
   S12AD.ADELCCR.BYTE = 02 ALL SCAN COMPLETION;
   . . . . . .
   R Config S12AD0 Create UserInit();
```

Figure 3.7 Code modification for Example 1 in section 3.3

Modification example for Example 2 in section 3.3



Figure 3.8 Code modification for Example 2 in section 3.3

■ Modification example for Example 3 in section 3.3



Figure 3.9 Code modification for Example 3 in section 3.3

3.5 Schedule for Fixing the Problem

This problem will be fixed in the following versions: (Scheduled to be released in July 2020.)

- ➢ e² studio 2020-07
- Smart Configurator for RX V2.6.0

Revision History

		Description	
Rev.	Date	Page	Summary
1.00	Jun.16.20	-	First edition issued

Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.

The past news contents have been based on information at the time of publication. Now changed or invalid information may be included.

The URL in the Tool News also may be subject to change or become invalid without prior notice.

Corporate Headquarters

TOYOSU FORESIA, 3- 2- 24 Toyosu, Koto-ku, Tokyo 135- 0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

> © 2020 Renesas Electronics Corporation. All rights reserved. TS Colophon 4.1