Date: Apr . 7, 2015

RENESAS TECHNICAL UPDATE

1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan
Renesas Electronics Corporation

Product Category	MPU/MCU		Document No.	TN-V85-A020A/E	Rev.	1.00
Title	V850E/IG4-H,V850E/IH4-H Usage Restriction about bus control function.		Information Category	Usage Restriction		
Applicable Product	V850E/IG4-H,V850E/IH4-H series	Lot No. All lots	Reference Document	* V850E/IG4-H,V850E/IH4-H User's Manual: Hardware volume 3 (the 3rd edition) R01UH0306EJ0300		

A restriction matter of a bus control function was revealed about V850E/IG4-H, V850E/IH4-H

1. The detail of restriction

When using a bus control function, AD0-AD15 terminal becomes unsettled at idle State.

User's manual are corrected as follows.

Item	Page	Correction point	Current state.	After restriction
1.	1148	(1) bus cycle control register (BCC)	Cautions 1. The internal ROM, internal RAM, and on-chip peripheral I/O areas are not subject to idle state insertion. 2. Write to the BCC register after reset, and then do not change the set values. Also, when changing the initial values of the BSC register, do not access an external memory area until the settings are complete. However, it is possible to access external memory areas whose initialization settings are complete. 3. The chip select signal ($\overline{CSn}$) does not become active in the idle state (n = 0, 1).	Cautions 1. The internal ROM, internal RAM, and on-chip peripheral I/O areas are not subject to idle state insertion. 2. Write to the BCC register after reset, and then do not change the set values. Also, when changing the initial values of the BSC register, do not access an external memory area until the settings are complete. However, it is possible to access external memory areas whose initialization settings are complete. 3. The chip select signal ($\overline{CSn}$) does not become active in the idle state (n = 0, 1). 4. AD0-AD15 pins will be unsettled output In the idle state..
2.	1153	(3) Read cycle (When idle state insertion)		
4.	1154	(4) Read cycle (When data wait state (1 wait),idle state insertion)		

Item	Page	Correction point	Current state.	After restriction
5.	1158	(8) Write cycle (when idle state insertion)		
6.	956	(9) Write cycle (When data wait State (1 wait), idle state insertion)		

2. Workaround

When using the bus function, be careful so that a signal of AD0-AD15 terminal doesn't collide with idle state.

This issue is not planned for correction. It will be made usage restriction.

Please inquire to our salesperson about details.