

## **Customer Notification**

# **V850E, V850ES Architectures**

## **32-bit Single-Chip Microcontrollers**

## **Operating Precautions**

---

### **DISCLAIMER**

The related documents in this customer notification may include preliminary versions. However, preliminary versions may not have been marked as such.

The information in this customer notification is current as of its date of publication. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC PRODUCT(S). Not all PRODUCT(S) and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.

No part of this customer notification may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this customer notification. NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC PRODUCT(S) listed in this customer notification or any other liability arising from the use of such PRODUCT(S).

No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others. Descriptions of circuits, software and other related information in this customer notification are provided for illustrative purposes of PRODUCT(S) operation and/or application examples only. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.

While wherever feasible, NEC endeavors to enhance the quality, reliability and safe operation of PRODUCT(S) the customer agree and acknowledge that the possibility of defects and/or erroneous thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects and/or errors in PRODUCT(S) the customer must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.

The customer agrees to indemnify NEC against and hold NEC harmless from any and all consequences of any and all claims, suits, actions or demands asserted against NEC made by a third party for damages caused by one or more of the items listed in the enclosed table of content of this customer notification for PRODUCT(S) supplied after the date of publication.

### **Applicable Law:**

The law of the Federal Republic of Germany applies to all information provided by NEC to the Customer under this Operating Precaution document without the possibility of recourse to the Conflicts Law or the law of 5th July 1989 relating to the UN Convention on Contracts for the International Sale of Goods (the Vienna CISG agreement).

Düsseldorf is the court of jurisdiction for all legal disputes arising directly or indirectly from this information. NEC is also entitled to make a claim against the Customer at his general court of jurisdiction.

If the supplied goods/information are subject to German, European and/or North American export controls, the Customer shall comply with the relevant export control regulations in the event that the goods are exported and/or re-exported. If deliveries are exported without payment of duty at the request of the Customer, the Customer accepts liability for any subsequent customs administration claims with respect to NEC.

Notes: (1) "NEC" as used in this statement means NEC Corporation and also includes its direct or indirect owned or controlled subsidiaries.

(2) "PRODUCT(S)" means 'NEC semiconductor products' (NEC semiconductor products means any semiconductor product developed or manufactured by or for NEC) and/or 'TOOLS' (TOOLS means 'hardware and/or software development tools' for NEC semiconductor products' developed, manufactured and supplied by 'NEC' and/or 'hardware and/or software development tools' supplied by NEC but developed and/or manufactured by independent 3<sup>rd</sup> Party vendors worldwide as their own product or on contract from NEC)

(A) Table of Operating Precautions .....5

(B) Description of Operating Precautions.....6

(C) Valid Specification .....16

(D) Revision History .....17



**(A) Table of Operating Precautions**

		Core	
No.	Outline	V850E1	V850ES
1	SLD instruction precaution (Specification change notice)	X	X
2	MUL/MULU instruction precaution (Specification change notice)	✓	X

✓ : Not applicable

X : Applicable

## (B) Description of Operating Precautions

No. 1	SLD instruction precaution (Specification change notice)																																				
	<p><u>Details</u></p> <p>If a conflict occurs between the decode operation of the instruction (&lt;2&gt; in the examples mentioned below) immediately before the <b>sld</b> instruction (&lt;3&gt; in the examples) following a special instruction (&lt;1&gt; in the examples) and an interrupt request before execution of the special instruction is complete, the execution result of the special instruction may not be stored in a register as expected.</p> <p>This situation may only occur when the same register is used as the destination register of the special instruction and the <b>sld</b> instruction, and when the register value is referenced by the instruction followed by the <b>sld</b> instruction.</p> <p><u>Conditions under which the conflict occurs:</u></p> <p>The situation may occur when all the following conditions (1) to (3) are satisfied.</p> <p>(1) Either condition (I) or (II) is satisfied</p> <p>Condition (I): The same register is used as the destination register of a special instruction (see below) and the subsequent <b>sld</b> instruction and as the source register (reg1) of an instruction shown below followed by the <b>sld</b> instruction (See Example 1).</p> <table><tr><td>mov <b>reg1</b>,reg2</td><td>not <b>reg1</b>,reg2</td><td>satsubr <b>reg1</b>,reg2</td><td>satsub <b>reg1</b>,reg2</td></tr><tr><td>satadd <b>reg1</b>,reg2</td><td>or <b>reg1</b>,reg2</td><td>xor <b>reg1</b>,reg2</td><td>and <b>reg1</b>,reg2</td></tr><tr><td>tst <b>reg1</b>,reg2</td><td>subr <b>reg1</b>,reg2</td><td>sub <b>reg1</b>,reg2</td><td>add <b>reg1</b>,reg2</td></tr><tr><td>cmp <b>reg1</b>,reg2</td><td>mulh <b>reg1</b>,reg2</td><td></td><td></td></tr></table> <p>Condition (II): The same register is used as the destination register of a special instruction (see below) and the subsequent <b>sld</b> instruction and as the destination register (reg2) of an instruction shown below followed by the <b>sld</b> instruction (See Examples 2 and 3).</p> <table><tr><td>not reg1,<b>reg2</b></td><td>satsubr reg1,<b>reg2</b></td><td>satsub reg1,<b>reg2</b></td><td>satadd reg1,<b>reg2</b></td></tr><tr><td>satadd imm5,<b>reg2</b></td><td>or reg1,<b>reg2</b></td><td>xor reg1,<b>reg2</b></td><td>and reg1,<b>reg2</b></td></tr><tr><td>tst reg1,<b>reg2</b></td><td>subr reg1,<b>reg2</b></td><td>sub reg1,<b>reg2</b></td><td>add reg1,<b>reg2</b></td></tr><tr><td>add imm5,<b>reg2</b></td><td>cmp reg1,<b>reg2</b></td><td>cmp imm5,<b>reg2</b></td><td>shr imm5,<b>reg2</b></td></tr><tr><td>sar imm5,<b>reg2</b></td><td>shl imm5,<b>reg2</b></td><td></td><td></td></tr></table> <p>Special instruction:</p> <ul style="list-style-type: none"><li>• <b>ld</b> instruction: ld.b, ld.h, ld.w, ld.bu, ld.hu</li><li>• <b>sld</b> instruction: sld.b, sld.h, sld.w, sld.bu, sld.hu</li><li>• Multiply instruction: mul, mulh, mulhi, mulu</li></ul> <p>(2) When the execution result of the special instruction (see above) has not been stored in the destination register before execution of the instruction (instruction of condition (I) or (II)) immediately before the <b>sld</b> instruction starts in the CPU pipeline.</p>	mov <b>reg1</b> ,reg2	not <b>reg1</b> ,reg2	satsubr <b>reg1</b> ,reg2	satsub <b>reg1</b> ,reg2	satadd <b>reg1</b> ,reg2	or <b>reg1</b> ,reg2	xor <b>reg1</b> ,reg2	and <b>reg1</b> ,reg2	tst <b>reg1</b> ,reg2	subr <b>reg1</b> ,reg2	sub <b>reg1</b> ,reg2	add <b>reg1</b> ,reg2	cmp <b>reg1</b> ,reg2	mulh <b>reg1</b> ,reg2			not reg1, <b>reg2</b>	satsubr reg1, <b>reg2</b>	satsub reg1, <b>reg2</b>	satadd reg1, <b>reg2</b>	satadd imm5, <b>reg2</b>	or reg1, <b>reg2</b>	xor reg1, <b>reg2</b>	and reg1, <b>reg2</b>	tst reg1, <b>reg2</b>	subr reg1, <b>reg2</b>	sub reg1, <b>reg2</b>	add reg1, <b>reg2</b>	add imm5, <b>reg2</b>	cmp reg1, <b>reg2</b>	cmp imm5, <b>reg2</b>	shr imm5, <b>reg2</b>	sar imm5, <b>reg2</b>	shl imm5, <b>reg2</b>		
mov <b>reg1</b> ,reg2	not <b>reg1</b> ,reg2	satsubr <b>reg1</b> ,reg2	satsub <b>reg1</b> ,reg2																																		
satadd <b>reg1</b> ,reg2	or <b>reg1</b> ,reg2	xor <b>reg1</b> ,reg2	and <b>reg1</b> ,reg2																																		
tst <b>reg1</b> ,reg2	subr <b>reg1</b> ,reg2	sub <b>reg1</b> ,reg2	add <b>reg1</b> ,reg2																																		
cmp <b>reg1</b> ,reg2	mulh <b>reg1</b> ,reg2																																				
not reg1, <b>reg2</b>	satsubr reg1, <b>reg2</b>	satsub reg1, <b>reg2</b>	satadd reg1, <b>reg2</b>																																		
satadd imm5, <b>reg2</b>	or reg1, <b>reg2</b>	xor reg1, <b>reg2</b>	and reg1, <b>reg2</b>																																		
tst reg1, <b>reg2</b>	subr reg1, <b>reg2</b>	sub reg1, <b>reg2</b>	add reg1, <b>reg2</b>																																		
add imm5, <b>reg2</b>	cmp reg1, <b>reg2</b>	cmp imm5, <b>reg2</b>	shr imm5, <b>reg2</b>																																		
sar imm5, <b>reg2</b>	shl imm5, <b>reg2</b>																																				

No. 1	SLD instruction precaution (Specification change notice)						
	<p>(cont.)</p> <p>(3) When the decode operation of the instruction (instruction of condition (I) or (II)) immediately before the <b>sld</b> instruction and interrupt request servicing conflict.</p> <p><u>Examples of instruction sequences that may cause the conflict:</u></p> <p>Example 1:</p> <table border="0"> <tr> <td style="vertical-align: top;"> <pre> &lt;1&gt; ld.w  [r11], <b>r10</b>           : &lt;2&gt; mov   <b>r10</b>, r28 &lt;3&gt; sld.w 0x28, r10 </pre> </td><td style="vertical-align: top;"> <p>This situation occurs when the decode operation of the <b>mov</b> instruction (&lt;2&gt;) immediately before the <b>sld</b> instruction (&lt;3&gt;) and interrupt request servicing conflict before the execution of the special instruction <b>ld</b> (&lt;1&gt;) is complete.</p> </td></tr> </table> <p>Example 2:</p> <table border="0"> <tr> <td style="vertical-align: top;"> <pre> &lt;1&gt; ld.w  [r11], <b>r10</b>           : &lt;2&gt; cmp   imm5, <b>r10</b> &lt;3&gt; sld.w 0x28, r10 &lt;4&gt; bz   label </pre> </td><td style="vertical-align: top;"> <p>This situation occurs when the decode operation of <b>cmp</b> (&lt;2&gt;) immediately before the <b>sld</b> instruction (&lt;3&gt;) and interrupt request servicing conflict before execution of the special instruction <b>ld</b> (&lt;1&gt;) is complete. As a result, the compare result of the <b>cmp</b> instruction becomes undefined, which may cause an unexpected operation of the branch instruction <b>bz</b> (&lt;4&gt;).</p> </td></tr> </table> <p>Example 3:</p> <table border="0"> <tr> <td style="vertical-align: top;"> <pre> &lt;1&gt; ld.w  [r11], <b>r10</b>           : &lt;2&gt; add   imm5, <b>r10</b> &lt;3&gt; sld.w 0x28, r10 &lt;4&gt; setf  c, r16 </pre> </td><td style="vertical-align: top;"> <p>This situation occurs when the decode operation of the <b>add</b> instruction (&lt;2&gt;) immediately before the <b>sld</b> instruction (&lt;3&gt;) and interrupt request servicing conflict before execution of the special instruction <b>ld</b> (&lt;1&gt;) is complete. As a result, the result of the <b>add</b> instruction and the depending status flags become undefined, which may cause an unexpected operation of the <b>setf</b> instruction (&lt;4&gt;).</p> </td></tr> </table> <p><u>Workaround</u></p> <p>(1) Do not use the <b>sld</b> instruction (e. g. by avoiding code optimization that makes use of <b>sld</b>).</p> <p>(2) If a code sequence as described above is used (a <b>sld</b> instruction following an instruction that can be executed in parallel), insert a <b>nop</b> instruction before the <b>sld</b> instruction.</p> <p>(3) If a code sequence as described above is used (a <b>sld</b> instruction following an instruction that can be executed in parallel), exchange the order of the previous two instructions as long as the program algorithm is not disturbed:</p>	<pre> &lt;1&gt; ld.w  [r11], <b>r10</b>           : &lt;2&gt; mov   <b>r10</b>, r28 &lt;3&gt; sld.w 0x28, r10 </pre>	<p>This situation occurs when the decode operation of the <b>mov</b> instruction (&lt;2&gt;) immediately before the <b>sld</b> instruction (&lt;3&gt;) and interrupt request servicing conflict before the execution of the special instruction <b>ld</b> (&lt;1&gt;) is complete.</p>	<pre> &lt;1&gt; ld.w  [r11], <b>r10</b>           : &lt;2&gt; cmp   imm5, <b>r10</b> &lt;3&gt; sld.w 0x28, r10 &lt;4&gt; bz   label </pre>	<p>This situation occurs when the decode operation of <b>cmp</b> (&lt;2&gt;) immediately before the <b>sld</b> instruction (&lt;3&gt;) and interrupt request servicing conflict before execution of the special instruction <b>ld</b> (&lt;1&gt;) is complete. As a result, the compare result of the <b>cmp</b> instruction becomes undefined, which may cause an unexpected operation of the branch instruction <b>bz</b> (&lt;4&gt;).</p>	<pre> &lt;1&gt; ld.w  [r11], <b>r10</b>           : &lt;2&gt; add   imm5, <b>r10</b> &lt;3&gt; sld.w 0x28, r10 &lt;4&gt; setf  c, r16 </pre>	<p>This situation occurs when the decode operation of the <b>add</b> instruction (&lt;2&gt;) immediately before the <b>sld</b> instruction (&lt;3&gt;) and interrupt request servicing conflict before execution of the special instruction <b>ld</b> (&lt;1&gt;) is complete. As a result, the result of the <b>add</b> instruction and the depending status flags become undefined, which may cause an unexpected operation of the <b>setf</b> instruction (&lt;4&gt;).</p>
<pre> &lt;1&gt; ld.w  [r11], <b>r10</b>           : &lt;2&gt; mov   <b>r10</b>, r28 &lt;3&gt; sld.w 0x28, r10 </pre>	<p>This situation occurs when the decode operation of the <b>mov</b> instruction (&lt;2&gt;) immediately before the <b>sld</b> instruction (&lt;3&gt;) and interrupt request servicing conflict before the execution of the special instruction <b>ld</b> (&lt;1&gt;) is complete.</p>						
<pre> &lt;1&gt; ld.w  [r11], <b>r10</b>           : &lt;2&gt; cmp   imm5, <b>r10</b> &lt;3&gt; sld.w 0x28, r10 &lt;4&gt; bz   label </pre>	<p>This situation occurs when the decode operation of <b>cmp</b> (&lt;2&gt;) immediately before the <b>sld</b> instruction (&lt;3&gt;) and interrupt request servicing conflict before execution of the special instruction <b>ld</b> (&lt;1&gt;) is complete. As a result, the compare result of the <b>cmp</b> instruction becomes undefined, which may cause an unexpected operation of the branch instruction <b>bz</b> (&lt;4&gt;).</p>						
<pre> &lt;1&gt; ld.w  [r11], <b>r10</b>           : &lt;2&gt; add   imm5, <b>r10</b> &lt;3&gt; sld.w 0x28, r10 &lt;4&gt; setf  c, r16 </pre>	<p>This situation occurs when the decode operation of the <b>add</b> instruction (&lt;2&gt;) immediately before the <b>sld</b> instruction (&lt;3&gt;) and interrupt request servicing conflict before execution of the special instruction <b>ld</b> (&lt;1&gt;) is complete. As a result, the result of the <b>add</b> instruction and the depending status flags become undefined, which may cause an unexpected operation of the <b>setf</b> instruction (&lt;4&gt;).</p>						


No. 1	SLD instruction precaution (Specification change notice)
	<p>(cont.)</p> <p>Example:</p> <p>1. (before implementing workaround)</p> <pre>ld.w [r11], r10 ... add r11, r12 mov r10, r28 sld.w 0x28, r10</pre> <p>2. (after implementing workaround)</p> <pre>ld.w [r11], r10 ... mov r10, r28 add r11, r12 sld.w 0x28, r10</pre> <p>(4) When assembler code is used: Avoid the critical code sequences as described above.</p>

No. 2	<p>MUL/MULU instruction precaution (Specification change notice)</p>
	<p><u>Details:</u></p> <p>The subsequent behaviour occurs if a specific instruction sequence (sequence 1 or 2 below) is executed.</p> <ul style="list-style-type: none"> <li>• The result of executing a multiplication instruction is not stored in the relevant general-purpose register.</li> <li>• As a result of executing a <code>ld</code> instruction for a mis-aligned address, the data at an unexpected address is read and stored in the relevant general-purpose register.</li> </ul> <p><u>Sequence 1:</u></p> <p>In the following instruction sequence, the RAM is read by one of the instructions in (2) at the same time as the RAM is accessed by a DMA transfer:</p> <ol style="list-style-type: none"> <li>(1) <code>ld</code> or <code>sld</code>: A load instruction for the internal ROM</li> <li>(2) <code>ld</code> or <code>sld</code>: A load instruction for the internal RAM</li> <li>(3) <code>mul</code> or <code>mulu</code>: An instruction that multiplies word data and whose result is truncated to 32 bits <b>Note 1</b></li> <li>(4) ... <b>Note 2</b></li> <li>(5) <code>ld</code> or <code>sld</code>: A load instruction for a mis-aligned address in the internal ROM or RAM</li> </ol> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>1. For a <code>mul</code> or <code>mulu</code> instruction, the operation described here occurs if <code>r0</code> is specified for the third operand (<code>reg3</code>), or the same register is specified for the second operand (<code>reg2</code>) and third operand (<code>reg3</code>), as shown below: <ul style="list-style-type: none"> <li>• <code>mul reg1, reg2, reg3</code> (<code>reg3 = r0</code> or <code>reg2 = reg3</code>)</li> <li>• <code>mul imm9, reg2, reg3</code> (<code>reg3 = r0</code> or <code>reg2 = reg3</code>)</li> <li>• <code>mulu reg1, reg2, reg3</code> (<code>reg3 = r0</code> or <code>reg2 = reg3</code>)</li> <li>• <code>mulu imm9, reg2, reg3</code> (<code>reg3 = r0</code> or <code>reg2 = reg3</code>)</li> </ul> </li> <li>2. This behaviour applies if it takes 2 clock cycles or less between the instructions in (3) and (5).</li> </ol> <p>This behaviour does not apply in any of the following cases:</p> <ul style="list-style-type: none"> <li>• DMA is not used to transfer data to or from the internal RAM.</li> <li>• The data read by the load instruction in (1) is used to specify the target address of the load instruction in (2).</li> <li>• The data read by the load instruction in (2) is referenced by the multiplication instruction in (3).</li> <li>• The data obtained by the multiplication instruction in (3) is used to specify the target address of the load instruction in (5).</li> <li>• The data obtained by the multiplication instruction in (3) is referenced by an instruction executed between the instructions in (3) and (5).</li> <li>• At least one of the following instructions is executed between the instructions in (3) and (5): <ul style="list-style-type: none"> <li>- A multiplication instruction (<code>mul</code>, <code>mulh</code>, <code>mulhi</code>, <code>mulu</code>)</li> <li>- A bit manipulation instruction (<code>clr1</code>, <code>not1</code>, <code>set1</code>, <code>tst1</code>)</li> <li>- A special instruction (<code>callt</code>, <code>dispose</code>, <code>switch</code>)</li> </ul> </li> <li>• The instruction in (5) is a load instruction that accesses the memory in bytes (<code>ld.b</code>, <code>ld.bu</code>, <code>sld.b</code> or <code>sld.bu</code>).</li> <li>• The instructions in (1) to (5) are located in an external memory or the internal RAM.</li> </ul>

No. 2	<p>MUL/MULU instruction precaution (Specification change notice)</p>
	<p><u>Sequence 2:</u></p> <p>In the following instruction sequence, access by the instruction in (1) ends at the same time as the instruction in (3) accesses the internal RAM:</p> <p>(1) <code>ld</code> or <code>sld</code>: A load instruction for an external memory, the CAN controller, a USB peripheral I/O register or the data flash area</p> <p>(2) ... <b>Note 1</b></p> <p>(3) <code>ld</code> or <code>sld</code>: A load instruction for the internal RAM</p> <p>(4) <code>mul</code> or <code>mulu</code>: An instruction that multiplies word data and whose result is truncated to 32 bits <b>Note 2</b></p> <p>(5) ... <b>Note 3</b></p> <p>(6) <code>ld</code> or <code>sld</code>: A load instruction for a mis-aligned address in the internal ROM or RAM</p> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>This behaviour applies if a different instruction is executed between the load instructions in (1) and (3), and the access by the instruction in (1) ends at the same time as the instruction in (3) accesses the internal RAM.</li> <li>For a <code>mul</code> or <code>mulu</code> instruction, the operation described here occurs if <code>r0</code> is specified for the third operand (<code>reg3</code>), or the same register is specified for the second operand (<code>reg2</code>) and third operand (<code>reg3</code>), as shown below: <ul style="list-style-type: none"> <li><code>mul reg1, reg2, reg3</code> (<code>reg3 = r0</code> or <code>reg2 = reg3</code>)</li> <li><code>mul imm9, reg2, reg3</code> (<code>reg3 = r0</code> or <code>reg2 = reg3</code>)</li> <li><code>mulu reg1, reg2, reg3</code> (<code>reg3 = r0</code> or <code>reg2 = reg3</code>)</li> <li><code>mulu imm9, reg2, reg3</code> (<code>reg3 = r0</code> or <code>reg2 = reg3</code>)</li> </ul> </li> <li>This behaviour applies if it takes 2 clock cycles or less between the instructions in (4) and (6).</li> </ol> <p>This behaviour does not apply in any of the following cases:</p> <ul style="list-style-type: none"> <li>None of the following functions is used: external bus, CAN controller, USB peripheral I/O register, data flash area.</li> <li>The data read by the load instruction in (1) is used to specify the target address of the load instruction in (3).</li> <li>The data read by the load instruction in (1) is referenced by an instruction executed between the instructions in (1) and (3).</li> <li>The data read by the load instruction in (3) is referenced by the multiplication instruction in (4).</li> <li>The data obtained by the multiplication instruction in (4) is used to specify the target address of the load instruction in (6).</li> <li>The data obtained by the multiplication instruction in (4) is referenced by an instruction executed between the instructions in (4) and (6).</li> <li>At least one of the following instructions is executed between the instructions in (4) and (6): <ul style="list-style-type: none"> <li>A multiplication instruction (<code>mul</code>, <code>mulh</code>, <code>mulhi</code>, <code>mulu</code>)</li> <li>A bit manipulation instruction (<code>clr1</code>, <code>not1</code>, <code>set1</code>, <code>tst1</code>)</li> <li>A special instruction (<code>callt</code>, <code>dispose</code>, <code>switch</code>)</li> </ul> </li> <li>The instruction in (6) is a load instruction that accesses the memory in bytes (<code>ld.b</code>, <code>ld.bu</code>, <code>sld.b</code> or <code>sld.bu</code>).</li> <li>The instructions in (1) to (6) are located in an external memory or the internal RAM.</li> </ul>

No. 2	<p>MUL/MULU instruction precaution (Specification change notice)</p>
	<p><u>Workaround:</u></p> <p>The microcontroller will not be modified. Instead, compilers will be modified to automatically prevent instruction sequences to which this behaviour applies from being generated. Please note that this workaround does not work for instructions in assembly code (nevertheless the CA850 outputs a message for such instructions).</p> <p>Development environment required to work around this behaviour:</p> <p>Use one of the following compilers:</p> <ul style="list-style-type: none"> <li>• NEC Electronics compiler CA850: V3.42 or later.</li> <li>• GHS compiler CC850: V516 with Patch CPDW9XNT-CDR-V85X-V516-PATCH02 or later.</li> <li>• IAR compiler ICCV850: V3.71 or later.</li> </ul> <p>Note that the outputs from the above versions might differ from the outputs from the older versions.</p> <p>Compiler updates are available through NEC-EE TOOLWEB and can be downloaded from following pages:</p> <p>GHS compiler: Go to <a href="http://www.eu.necel.com/update">www.eu.necel.com/update</a> and select the order code CPDW9X/NT-CDR-V850 or select the following link: <a href="http://www.eu.necel.com/update?id=26">http://www.eu.necel.com/update?id=26</a></p> <p>IAR compiler: The updated version is expected to be available by begin of december 2009. Go to <a href="http://www.eu.necel.com/update">www.eu.necel.com/update</a> and select the order code EWV850-FULL-EE or select the following link: <a href="http://www.eu.necel.com/update?id=18">http://www.eu.necel.com/update?id=18</a></p> <p>If you are using a compiler other than one shown here, contact your compiler vendor.</p> <p><u>Action for already developed systems:</u></p> <p>In order to check whether the behaviour applies for an already developed system proceed as follows:</p> <p>First judgment: Check the product name and usage conditions Second judgment: Check the compiling conditions Third judgment: Check the software using the check tool</p> <p>Please see the following sections for details on the judgement steps.</p>

No. 2	<p>MUL/MULU instruction precaution (Specification change notice)</p>
	<p><u>First judgment: Check the product name and usage conditions</u></p> <p><u>Checking the product name:</u></p> <p>The behaviour only applies to V850ES core devices and emulators for these devices (not to V850, V850E1, and V850E2 core devices or the emulators for these devices).</p> <p>V850ES core devices are products whose third digit from the right in the part number is 2, 3, 6, or 7 (position of letter x in the below example):</p> <p>μPD70(F)3xyz</p> <p>The described behaviour does not apply for the following products:  V850ES/KE1 (μPD703207, μPD70F3207H)  V850ES/ST2 (μPD703220)  V850ES/ST3 (μPD703221)  V850ES/KE1+ (μPD703302, μPD70F3302)  V850ES/IK1 (μPD703327, μPD703329, μPD70F3329)  V850ES/HE2 (μPD70F3700, μPD70F3701)  V850ES/HF2 (μPD70F3702, μPD70F3703, μPD70F3704)  V850ES/IE2 (μPD70F3713, μPD70F3714)  V850ES/KE2 (μPD70F3726)</p> <p>If one of the above devices is used the behaviour is not applicable. In this case further checking is not necessary.</p> <p>If a product with a part number starting with μPD76 is used, contact an NEC Electronics sales representative or distributor for whether the behaviour applies.</p> <p><u>Checking the product usage conditions</u></p> <p>Select “Yes” or “No” for whether each feature from (1) to (6) below is used. If the product does not incorporate a feature, select “Not relevant” for the feature. If there is no item for which “Yes” is selected, the behaviour does not apply. In this case further checking is not necessary. Otherwise proceed with the second judgement.</p> <p>(1) Data is transferred to or from the internal RAM using DMA.  <input type="checkbox"/> Yes   <input type="checkbox"/> No   <input type="checkbox"/> Not relevant  (2) An on-chip CAN controller is used.  <input type="checkbox"/> Yes   <input type="checkbox"/> No   <input type="checkbox"/> Not relevant  (3) An on-chip USB controller is used.  <input type="checkbox"/> Yes   <input type="checkbox"/> No   <input type="checkbox"/> Not relevant  (4) An internal data flash is used.  <input type="checkbox"/> Yes   <input type="checkbox"/> No   <input type="checkbox"/> Not relevant  (5) An on-chip Ethernet controller is used.  <input type="checkbox"/> Yes   <input type="checkbox"/> No   <input type="checkbox"/> Not relevant  (6) An external bus interface is used.  <input type="checkbox"/> Yes   <input type="checkbox"/> No   <input type="checkbox"/> Not relevant</p>



No. 2	<p>MUL/MULU instruction precaution (Specification change notice)</p>
	<p><b>Notes:</b> 1. A mis-aligned address might be accessed if a pointer to a <code>char</code> is cast to a pointer to an <code>int</code> to reference the <code>int</code>, as shown below.</p> <pre>func() {     char  *ptr_char="abcdef" ;     int    data,  *ptr_int ;      ptr_int= (int *) (ptr_char+2);     data = *ptr_int; }</pre> <p>2. When using the GHS compiler CC850: The behaviour might apply if either of the following conditions is satisfied:</p> <ol style="list-style-type: none"> <li>1. <code>#pragma pack(1)</code> or <code>#pragma pack(2)</code> is specified in the source code and <code>-misalign_pack</code> is specified as a compiler option.</li> <li>2. <code>-pack=1</code> or <code>-pack=2</code> and <code>-misalign_pack</code> are specified as compiler options.</li> </ol> <p>3. When using the IAR compiler ICCV850: The behaviour might apply if the following condition is satisfied:</p> <ol style="list-style-type: none"> <li>1. <code>#pragma pack(1)</code> or <code>#pragma pack(2)</code> is specified in the source code and compiler option <code>--allow_misaligned_data_access</code> is set.</li> </ol> <p>4. When using the NEC Electronics compiler CA850: The behaviour might apply if either of the following conditions is satisfied:</p> <ol style="list-style-type: none"> <li>1. <code>#pragma pack(1)</code> or <code>#pragma pack(2)</code> is specified in the source code.</li> <li>2. Compiler option <code>-Xpack=1</code> or <code>-Xpack=2</code> is set.</li> </ol> <p><u>Third judgment: Check the software using the check tool</u></p> <p>If the occurrence of the described behaviour cannot be excluded by the above checks, continue judgement using a check tool prepared by NEC Electronics.</p> <p>The check tool is available through NEC-EE TOOLWEB and can be downloaded from the following pages. Alternatively please contact your NEC Electronics sales representative:</p> <p>GHS compiler: Go to <a href="http://www.eu.necel.com/update">www.eu.necel.com/update</a> and select the order code CPDW9X/NT-CDR-V850 or select the following link: <a href="http://www.eu.necel.com/update?id=26">http://www.eu.necel.com/update?id=26</a></p> <p>IAR compiler: Go to <a href="http://www.eu.necel.com/update">www.eu.necel.com/update</a> and select the order code EWV850-FULL-EE or select the following link: <a href="http://www.eu.necel.com/update?id=18">http://www.eu.necel.com/update?id=18</a></p>

No. 2	MUL/MULU instruction precaution (Specification change notice)
	<p><u><i>Application of this behaviour to NEC Electronics embedded software products:</i></u></p> <p>The NEC compiler CA850 does not generate code containing the mul or mulu instruction in which reg2 = reg3. Nevertheless, code containing mul or mulu in which reg3 = reg0 could be generated.</p> <p>This behaviour does not apply to the following NEC Electronics real-time OSs and middleware products:</p> <ul style="list-style-type: none"> <li>• Real-time OSs: RX850, RX850 Pro, RX850V4</li> <li>• Middleware: GOFAST</li> </ul> <p>For NEC Electronics products other than the above, contact an NEC Electronics sales representative or distributor. For third-party products, contact the vendor of the product.</p>

**(C) Valid Specification**

Item	Date pulished	Document No.	Document Title
1	February 2004	U14559EJ3V1UM00	V850E1 Architecture (User's Manual)
2	April 2004	U15943EJ3V0UM00	V850ES Architecture Manual (User's Manual)

**(D) Revision History**

Item	Date pulished	Document No.	Comment
1	Feb 17, 2004	TPS-HE-B-2170	1st release.
2	November 2009	U20081EE1V0IF00	Added item 2.