Date: Aug. 3, 2015

# RENESAS TECHNICAL UPDATE

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan Renesas Electronics Corporation

Product Category	MPU/MCU	Document No.	TN-H8*-A438A/E	Rev.	1.00	
Title	Usage Notes on Activation of DTC and by RSPI's Interrupt	I DMAC	Information Category	Technical Notificati		
Applicable Product		Lot No.				
	H8SX 1720 Group, H8SX 1720S Group	All lots	Reference Document	Refer to the "Reference Document section below		ents"

Thank you for your consistent patronage of Renesas semiconductor products.

We would like to inform you of usage notes in the description about the activation of DTC or DMAC by RSPI's interrupt in the H8SX 1720/1720S Group Hardware Manual.

Please read these notes carefully before using the H8SX Group products.

#### [Notice]

## (1)Section 8 Data Transfer Controller (DTC)

RSPI is deleted from Table 8.1 Interrupt Sources, DTC Vector Addresses, and Corresponding DTCEs.

Origin of Activation Source	Activation Source	Vector Number	DTC Vector Address Offset	DTCE*1	Priority
TPU_6	TGI6A	164	H'690	DTCEE11	High
	TGI6B	165	H'694	DTCEE10	_ ↑
	TCI10V*2	186	H'6E8	DTCEF11	-7)
TPU_11	TGI11A	188	H'6F0	DTCEF10	<del></del> 2:
250	TGI11B	189	H'6F4	DTCEF9	_
RSPI_0	SPRI_0	197	H714	DTCEF5	30
	SPTL 0	198	H'718	DTCEF4	
RSPI_1	SPRI_1	200	H'720	DTCEF3	
	SPTI_1	1	H724	DTCEF2	
RSPI_2	SPRI_2	Delete	H72C	DTCEF1	
	SPTI_2	204	H'730	DTCEF0	=:
RSPI_3	SPRI_3	206	H'738	DTGEG15	-0.00 -0.00
	SPTI_3	207	H'73C	DTCEG14	Low

Notes: 1. The DTCE bits with no corresponding interrupt are reserved, and the write value should always be 0. To leave software standby mode or all-module-clock-stop mode with an interrupt, write 0 to the corresponding DTCE bit.

2. TCI10V does not activate the DTC.

# (2) Section 5 Interrupt Controller

RSPI's DTC Activations are changed from 'O'(valid) to '—'(invalid) in **Table 5.2 Interrupt Sources, Vector** Address Offsets, and Interrupt Priority.


nange From		Vector	Vector Table Address Offset*			DTC	DMAC
Classification	Interrupt Source	Number	Advanced Mode	IPR	Priority	Activation	Activation
	Reserved for system use	192	H'0300	19 <u>—2</u> 4 <del>30</del> 1	High		<b>=</b> '
		193	H'0304				
RSPI_0	SPEI_0	196	H'0310	IPRP14 to IPRP12	<sup>14</sup>		-
	SPRI_0	197	H'0314	0)- 0)-		0	0
	SPTI_0	198	H'0318	_	56	0	0
RSPI_1	SPEI_1	199	H'031C	IPRP10 to IPRP8	-	_	_
	SPRI_1	200	H'0320			0	0
	SPTI_1	201	H'0324	_	88	0	0
RSPI_2	SPEI_2	202	H'0328	IPRP6 to IPRP4	- 1		
	SPRI_2	203	H'032C			0	0
	SPTI_2	204	H'0330		115	0	0
RSPI_3	SPEI_3	205	H'0334	IPRP2 to IPRP0			
	SPRI_3	206	H'0338	<del></del>		0	0
	SPTI_3	207	H'033C	<del></del>		0	0

ange To		Vector	Vector Table Address Offset*			DTC	DMAC
Classification	Interrupt Source	Number	Advanced Mode	IPR	Priority	Activation	Activation
	Reserved for system use	192	H'0300		High		<b>=</b> '
		193	H'0304				<u>=\</u>
RSPI_0	SPEI_0	196	H'0310	IPRP14 to IPRP12	7		_
	SPRI_0	197	H'0314	(5) (5)		_	0
	SPTI_0	198	H'0318	_	395	_	0
RSPI_1	SPEI_1	199	H'031C	IPRP10 to IPRP8	-		-
	SPRI_1	200	H'0320			_	0
	SPTI_1	201	H'0324	_	101	_	0
RSPI_2	SPEI_2	202	H'0328	IPRP6 to IPRP4		=	
	SPRI_2	203	H'032C			_	0
	SPTI_2	204	H,0330		.115		0
RSPI_3	SPEI_3	205	H'0334	IPRP2 to IPRP0			
	SPRI_3	206	H'0338	<del></del>		_	0
	SPTI_3	207	H'033C			_	0

## (3) Section 15 Renesas Serial Peripheral Interface (RSPI)

In Figure 15.28 Example of Initialization Flowchart in Master Mode, Note is added.


(The Figure number is H8SX/1720S's.)



#### (4) Section 15 Renesas Serial Peripheral Interface (RSPI)

In Figure 15.30 Example of Initialization Flowchart in Slave Mode, Note is added.


(The Figure number is H8SX/1720S's.)



#### (5) Section 15 Renesas Serial Peripheral Interface (RSPI)

In Figure 15.34 Example of Initialization Flowchart in Master Mode, Note is added.


(The Figure number is H8SX/1720S's.)



## (6) Section 15 Renesas Serial Peripheral Interface (RSPI)

In Figure 15.36 Example of Initialization Flowchart in Slave Mode, Note is added.

(The Figure number is H8SX/1720S's.)



# (7) Section 15 Renesas Serial Peripheral Interface (RSPI)

Section 15.5 Usage Notes is added as below.

#### 15.5 Usage Notes

15.5.1 Interrupt Generation after DMAC activation by RSPI

DMDR\*.DTA bit enables or disables the clearing of the interrupt source which is selected by DMRSR.

In the case DMAC is activated by RSPI, the RSPI's interrupt source can be cleared by DMA transfer (SPTEF

clear by writing the SPDR or SPRF clear by reading the SPDR etc.), and when the interrupt source is cleared after it activated DMAC, unintentional interrupt exception handling may be executed.

Therefore please don't use the RSPI's interrupt exception handler when DMA is activated by RSPI.

DMAC has DMA transfer end interrupt vector (DMTEND\*) apart from interrupt source which activates DMAC.

So, the above-mentioned unintentional interruption would not be occurred when DMTEND\* is used even though RSPI interrupt source is cleared by DMA transfer.

Based on the above, as for DMA activation by RSPI, usage of DMDR\*.DTA will be restricted like below.

Please don't set 0 in DMDR\*.DTA when DMAC is activated by RSPI.

DMADR\*.DTA = 0 : RSPI interrupt request to CPU is generated

(Setting prohibited at DMAC activation by RSPI)

=1: RSPI interrupt request to CPU is not generated

#### **Reference Documents:**

H8SX/1720 Group Hardware Manual (R01UH0369EJ0300) Rev.3.00

H8SX/1720S Group Hardware Manual (R01UH0370EJ0200) Rev.2.00