RENESAS TECHNICAL UPDATE

1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan Renesas Electronics Corporation

Product Category	MPU/MCU	l 					ocument No.	TN-SH7-A	830A/E	Rev.	1.00
Title	SH7786 Po	ower-Down Mode User's Manual Correction					formation Category	Technical N	otification		
					Lot	No.		SH7796 Gro		Manual	
Applicable Product	SH7786 G	H7786 Group All					eference ocument	SH7786 Group User's Manua Hardware Rev.1.00 Nov 30, 2010 (REJ09B0501-0100)			
There are so	me correctio	ns about t	he SH778	6 Power-D	Down Mode	e user's m	nanual.				
Cancelation I											
[Correction]											
[Correction] 1. Section 20).1, Features	i									
			id bullet ite	em: Value	of supply v	voltage					
1. Section 20 Reference do	ocument pag	ie 1239 2n				-	ver supplies	the 1.8 1.5-V	power sup	ply	
 Section 20 Reference do Supports D 	ocument pag DR3-SDRAN	le 1239 2n I power si	upply back	up mode t	that turns o	off the pov			power sup	ply	
1. Section 20 Reference do	ocument pag DR3-SDRAN	le 1239 2n I power si	upply back	up mode t	that turns o	off the pov			power sup	ply	
 Section 20 Reference do Supports D 	DR3-SDRAN DR3-SDRAN).1.1, Types (le 1239 2n /I power si of Power-I	upply back Down Mod	up mode t es Table 2	that turns of 20.1 States	off the pov			power sup	ply	
 Section 20 Reference do Supports D Section 20 	DR3-SDRAN DR3-SDRAN 0.1.1, Types o Document pag	le 1239 2n /l power si of Power-I le 1240, D	upply back Down Mod DR3-SDR	tup mode t les Table 2 AM power	that turns o 20.1 States supply ba	off the power of Power ackup: follows.			power sup	ply	
 Section 20 Reference do Supports D Section 20 Reference do Conditions of 	DR3-SDRAN DR3-SDRAN 0.1.1, Types o Document pag	le 1239 2n /l power si of Power-I le 1240, D	upply back Down Mod DR3-SDR	tup mode t les Table 2 AM power	that turns o 20.1 States supply ba	off the pove of Power ackup: follows. State			power sup	ply	
1. Section 20 Reference do • Supports D 2. Section 20 Reference do Conditions of Power- Down C	DR3-SDRAN DR3-SDRAN D.1.1, Types (Document pag f Transition c Conditions of	e 1239 2n / power si of Power-I e 1240, D column and	upply back Down Mod DR3-SDR d Pin colur	up mode f es Table 2 AM power nn are cor On-Chip	that turns of 20.1 States supply ba rected as On-Chip F	off the power of Power ackup: follows. <u>State</u> Peripheral	-Down Mod	es	DDR3-	 Rele	asing
1. Section 20 Reference do • Supports D 2. Section 20 Reference do Conditions of Power- Down C	DR3-SDRAN DR3-SDRAN).1.1, Types (Document pag f Transition c	le 1239 2n /l power si of Power-I le 1240, D	upply back Down Mod DR3-SDR	up mode f es Table 2 AM power nn are cor	that turns of 20.1 States supply ba rrected as On-Chip F	off the pove of Power ackup: follows. State		es			•

Register Name	Abbreviation	R/W	P4 Address	Area7 Address	Access Size	Sync clock
CPU0 lck frequency setting register	C0IFC	R/W	H'FE40 0000	H'1E40 0000	32	Sck2 Dedicated clock
CPU1 lck frequency setting register	C1IFC	R/W	H'FE40 1000	H'1E40 1000	32	Sck2 Dedicated clock
CPU0 standby control register	COSTBCR	R/W	H'FE40 0004	H'1E40 0004	32	Sck2 Dedicated clock
CPU1 standby control register	C1STBCR	R/W	H'FE40 1004	H'1E40 1004	32	Sck2 Dedicated clock

(c) 2012. Renesas Electronics Corporation. All rights reserved.



4. Section 20.3 Register Descriptions, Table 20.4 Register States of CPG in Each Processing Mode

1) Reference document page 1242: Table title

"Register States of CPG in Each Processing Mode"

2) Reference document page 1242 CPU1 standby control register: Power-on reset value is corrected as follows.

Register Name	Abbreviation	Power-on Reset	Manual Reset	Sleep/ Light Sleep
		By PRESET# Pin/WDT/H-UDI	WDT/Multiple Exceptions	By SLEEP Instruction
CPU1 standby control register	C1STBCR	H'0000 0001 H'0000 0003	Retained	Retained

5. Section 20.3.6, CPU0 Standby Control Register (C0STBCR) Table Description

Reference document page 1251, Bit 1(RESET0): Description is corrected as follows.

Bit	Bit Name	Initial Value	R/W	Description
1	RESET0	0	R/W	Reset Bit
				For details, see 20.5.3, CPU Core Module Stop Control.
				0: Don't operate a power-on reset when MSTP is cleared
				A power-on reset is not executed to the CPU0 when MSTP0 is cleared
				1: Operate a power on recet when MSTP is cleared
				A power-on reset is executed to the CPU0 when MSTP0
				is cleared
				Note: This bit can be set while MSTP0 is 1.
				When MSTP0 is cleared to 0, this bit is also cleared to 0.
				While MSTP0 is 0, it is prohibited to set 1 to this bit.

6. Section 20.3.7, CPU1 Standby Control Register (C1STBCR) Table Description

Reference document page 1253, Bit 1(RESET1): Description is corrected as follows.

Bit	Bit Name	Initial Value	R/W	Description
1	RESET1	1	R/W	Reset Bit
				For details, see 20.5.3, CPU Core Module Stop Control.
				0: Don't operate a power on reset when MSTP is cleared
				A power-on reset is not executed to the CPU1 when MSTP1
				is cleared
				1: Operate a power on reset when MSTP is cleared
				A power-on reset is executed to the CPU1 when MSTP1
				is cleared
				Note: This bit can be set while MSTP1 is 1.
				When MSTP1 is cleared to 0, this bit is also cleared to 0.
				While MSTP1 is 0, it is prohibited to set 1 to this bit.

7. Additional note for CPUn Standby Control Register (CnSTBCR; n=0, 1)

Note.

The setting value of CPUn Standby Control Register CnSTBCR (n=0, 1) bit 1 and bit 0 pair [Resetn, MSTPn] is as follows.

B'00: CPUn is operating (do not modify to B'10 from this state, C0STBCR initial value)

B'01: CPUn is in module stop and a power-on reset* is not executed to the CPU core n after release module stop

B'10: Setting prohibited (cleared to B'00)

B'11: CPUn is in module stop and a power-on reset* is executed to the CPU core n after release module stop



(C1STBCR initial value)

*: A power-on reset to the CPU core n is a similar operation with the manual reset by the WDT (CPUn).

8. Section 20.3.4, CPU0 Ick Frequency Setting Register (C0IFC)

Reference document page 1249, Bit 2 to 0 (IIFC0[2:0]): Description is corrected as follows.

Bit	Bit Name	Initial Value	R/W	Description
2 to 0	IIFC0[2:0]	000	R/W	These bits set the frequency ratio of the CPU clock that is set by FRQCR1 and the clock that is supplied internally to the CPU.
				000: x1
				001: x1/2
				010: x1/4 -or x1/3*
				Other than above: Setting prohibited
				If the frequencies of the input Ick and SHck are equal, setting 010 is prohibited.

Noto: * If the ratio of the input lok and SHok is 1:3 or 1:6, the frequency ratio will be 1/3 or 1/6, respectively.

9. Section 20.3.5, CPU1 lck Frequency Setting Register (C1IFC)

Reference document page 1250, Bit 2 to 0 (IIFC1[2:0]): Description is corrected as follows.

Bit	Bit Name	Initial Value	R/W	Description
2 to 0	IIFC1[2:0]	000	R/W	These bits set the frequency ratio of the CPU clock that is set by FRQCR1 and the clock that is supplied internally to the CPU.
				000: x1
				001: x1/2
				010: x1/4 -or x1/3*
				Other than above: Setting prohibited
				If the frequencies of the input Ick and SHck are equal, setting 010 is prohibited.

Note: * If the ratio of the input lck and SHck is 1:3 or 1:6, the frequency ratio will be 1/3 or 1/6, respectively.

- End of Correction -

