RENESAS TECHNICAL UPDATE

1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan Renesas Electronics Corporation

Product Category	MPU/MCU		Document No.	TN-SH7-A823A/E	Rev.	1.00	
Title	SH7785 Manual Appendix Addenda for CPU		Information Category	Technical Notification			
		Lot No.					
Applicable Product	SH7785 Group	All lots	Reference Document	SH7785 Group Hardware Manual Rev.1.00 Jan. 10, 2008 (REJ09B0261-0100)			

There are some addenda for the CPU of the SH7785 hardware manual appendix.

[Addenda]

Appendix G, H and I are newly added as follows.

• Appendix G. CPU Operation Mode Register (CPUOPM)

The CPUOPM is used to control the CPU operation mode. This register can be read from or written to the address H'FF2F 0000 in P4 area or H'1F2F 0000 in area 7 as 32-bit size. The write value to the reserved bits should be the initial value. The operation is not guaranteed if the write value is not the initial value.

The CPUOPM register should be updated by the CPU store instruction not the access from SuperHyway bus master except CPU.

After the CPUOPM is updated, read CPUOPM once, and execute one of the following two methods.

1. Execute a branch using the RTE instruction.

2. Execute the ICBI instruction for any address (including non-cacheable area).

After one of these methods are executed, it is guaranteed that the CPU runs under the updated CPUOPM value.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	_	-	-	-	-	_	_	-	-	-	-	-	-	_	-	_
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	-	Ι	Ι	-	_	-	-	-	-	RABD	_	INTMU	_	-	_
Initial value:	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R/W	R	R/W	R	R	R



Bit	Bit Name	Initial Value	R/W	Description
31 to 6	_	H'000000F	R	Reserved
				The write value must be the initial value.
5	RABD	0	R/W	Speculative execution bit for subroutine return
				0: Instruction fetch for subroutine return is issued speculatively.
				When this bit is set to 0, refer to Appendix I, Speculative
				Execution for Subroutine Return.
				1: Instruction fetch for subroutine return is not issued speculatively.
4	_	0	R	Reserved
				The write value must be the initial value.
3	INTMU	0	R/W	Interrupt mode switch bit
				0: SR.IMASK is not changed when an interrupt is accepted.
				1: SR.IMASK is changed to the accepted interrupt level.
2 to 0	_	All 0	R	Reserved
				The write value must be the initial value.

Note: Reference document section 2.2.4 Control Registers (1) Status Register (SR) bits 7 to 4 IMASK description (page 34):

Table description of IMASK line 6-7 "appendix A" is corrected to "appendix G".

(appendix A is package dimensions)

Appendix H. Instruction Prefetching and Its Side Effects

This LSI is provided with an internal buffer for holding pre-read instructions, and always performs pre-reading. Therefore, program code must not be located in the last 64-byte area of any memory space. If program code is located in these areas, a bus access for instruction prefetch may occur exceeding the memory areas boundary. A case in which this is a problem is shown below.

		struction
	: H'03FF FFF8 H'03FF FFFA H'03FF FFFC	: ADD R1,R4← PC(Program Counter) JMP @R2 NOP
	<u>H'03FF FFFE</u> NO H'4000 0000	P
H'4000 0002 ←		 Instruction prefetch address

Figure H.1 Instruction Prefetch

Figure H.1 presupposes a case in which the instruction (ADD) indicated by the program counter (PC) and the address H'04000002 instruction prefetch are executed simultaneously. It is also assumed that the program branches to an area other than area 1 after executing the following JMP instruction and delay slot instruction.

In this case, a bus access (instruction prefetch) to area 1 may unintentionally occur from the programming flow.

Instruction Prefetch Side Effects:

1. It is possible that an external bus access caused by an instruction prefetch may result in misoperation of an external device, such as a FIFO, connected to the area concerned.

2. If there is no device to reply to an external bus request caused by an instruction prefetch, hangup will occur.



Remedies:

1. These illegal instruction fetches can be avoided by using the MMU.

2. The problem can be avoided by not locating program code in the last 64 bytes of any area.

• Appendix I. Speculative Execution for Subroutine Return

The SH-4A has the mechanism to issue an instruction fetch speculatively when returning from subroutine. By issueing an instruction fetch speculatively, the execution cycles to return from subroutine may be shortened.

This function is enabled by setting 0 to the bit 5 (RABD) of CPU Operation Mode register (CPUOPM). But this speculative instruction fetch may issue the access to the address that should not be accessed from the program. Therefore a bus access to an unexpected area or an internal instruction address error may cause a problem. As for the effect of this bus access to unexpected memory area, refer to Appendix B, Instruction Prefetch Side Effects:.

Usage Condition: When the speculative execution for subroutine return is enabled, the RTS instruction should be

used to return to the address set in PR by the JSR, BSR or BSRF instructions. It can prevent

the access to unexpected address and avoid the problem.

- End of Appendix Addenda -

