

To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

2. Workaround

When the PCIC is operating as the host with the arbitration function and the external PCI device connected to SH7751 which spends full clocks of the 16/8 clock rules for the target latency or the master data latency, the target/master bus timeout interrupt bits (TGT_BUSTO/ MST_BUSTO) in the PCI arbiter interrupt register (PCIAINT) should be masked by the corresponding mask bits in the PCI arbiter interrupt mask register (PCIAINTM).

In the case (1), in order to mask the target bus timeout interrupt, set the bit12 (TGT_BUSTO) in the PCI arbiter interrupt mask register (PCIAINTM) to 0.

In the case (2), in order to mask the master bus timeout interrupt, set the bit11 (MST_BUSTO) in the PCI arbiter interrupt mask register (PCIAINTM) to 0.

It is necessary to take notice that PCIC does not generate the target/master bus timeout interrupt even though PCIC detects the violation of the 16/8 clock rules when the interrupt is masked.




Fig.1 An example of the Target Bus Timeout (1)
(An external PCI target device asserts PCISTOP# at 16 clocks from the assertion of PCIFRAME# for retry termination.)




Fig.2 An example of the Target Bus Timeout (2)
(An external PCI target device completes the 3rd data phase at 8 clocks from the completion of the 2nd data.)




Fig.3 An example of the Master Bus Timeout (1)
 (An external PCI master device asserts its IRDY# for initial data phase at 8 clocks from the assertion of PCIFRAME#.)




Fig.4 An example of the Master Bus Timeout (2)
 (An external PCI master device asserts its IRDY# for the 3rd data phase at 8 clocks from the 2nd data phase.)