

# RENESAS TECHNICAL UPDATE

1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan  
Renesas Electronics Corporation

Product Category	MPU/MCU		Document No.	TN-SH7-A880A/E	Rev.	1.00
Title	SH7750, SH7750S, SH7750R Group Electrical Characteristics and Package Dimensions Manual Correction		Information Category	Technical Notification		
Applicable Product	SH7750, SH7750S, SH7750R Group	Lot No.	Reference Document	SH7750, SH7750S, SH7750R Group User's Manual: Hardware (R01UH0456EJ0702)		
		All lots				

Regarding SH7750, SH7750S and SH7750R Groups, there are manual corrections about the electrical characteristics (AC specifications) and package dimensions.

The cancellation line parts are removed (before correction) and the gray parts are added (after correction).

[Correction]

## 1. Electrical Characteristics Correction

Reference document: "22.3.2 Control Signal Timing"

### 1) SH7750R (Page 946, Table 22.32 Control Signal Timing, There are five correction parts.)

Max value of bus buffer on time from standby and STATUS delay time are corrected.

Item	Symbol	HD6417750R BP240(V)		HD6417750R BG240(V)		HD6417750R BA240HV		HD6417750R F240(V)		HD6417750R F200(V)		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Bus buffer on time from standby	tBON2	-	<del>2</del> 1	-	<del>2</del> 1	-	<del>2</del> 1	-	<del>2</del> 1	-	<del>2</del> 1	tCYC
STATUS0, STATUS1 delay time	tSTD1	-	<del>5</del> 3	-	6	-	6	-	6	-	6	ns

Note \*: This is the case when the device in use is an HD6417750RBA240HV running at 200MHz.

### 2) SH7750 and SH7750S (Page 947, Table 22.33 Control Signal Timing, There are eleven correction parts.)

Max value of bus buffer on time, bus buffer on time from standby and STATUS delay time are corrected.


Item	Symbol	HD6417750 VF128(V)		HD6417750 SVF133(V)		HD6417750 SF167(V)		HD6417750 SBA200V		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
Bus buffer on time	tBON1	-	<del>4</del> 15	-	<del>4</del> 15	-	12	-	<del>4</del> 10	ns
Bus buffer on time from standby	tBON2	-	<del>2</del> 1	-	<del>2</del> 1	-	<del>2</del> 1	-	<del>2</del> 1	tCYC
STATUS0, STATUS1 delay time	tSTD1	-	<del>6</del> 11	-	<del>6</del> 11	-	<del>6</del> 9	-	<del>6</del> 7	ns

2. Package Dimensions Correction

Reference document: "Appendix B Package Dimensions"

- SH7750R (Page 1027, Figure B.5 Package Dimensions (256-Pin BGA HD6417750RBA240HV and HD6417750RBA200HV))

Ball diameter ( $\phi b$ ) specification of the HD6417750RBA240HV and HD6417750SBA200V is corrected as follows.



**Figure B.5 Package Dimensions**  
(256-Pin BGA: HD6417750RBA240HV and HD6417750SBA200V)

- End of Correction -