# **RENESAS TECHNICAL UPDATE**

1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan Renesas Electronics Corporation

						-	-	•	•
Product Category	MPU/MCU	MPU/MCU					TN-SH7-A792A/E	Rev.	1.00
Title	SH7730 Hardware	revision up			Information Category				
				Lot	No.				
Applicable Product						Reference Document	SH7730 Group Hardw (REJ09B0359)	are Manu	ial
SH7730 Hard	ware Manual is rev	ised from	Rev.2.00. to F	Rev.3.00					
Please refer t	to main revisions ar	nd additior	ns in Rev. 3.00	) as show	n in tł	ne following.			
ltom		Daga	Davisian (S	aa Manu					
Item	res of This LSI	Page 4	Revision (S		artor	Details)			
	Features of This	4			_				
LSI			Iter Bus	n s state	Featu • SD				
			cor	troller (BSC)		•	nory devices or up to one 1-Gbit me	mory device	
						can be connected Data bus width: 16 bits of	or 32 bits		
							r self-refresh functions r bank active mode can be selected		
						Auto-precharge mode of	bank active mode can be selected		
		6	Table amen	ded					
			Iter	n ck pulse	Featu		estable from enternal input (EVTAL)	and entetal	
				ick puise nerator (CPG)		ock mode: Input clock sel sonator	ectable from external input (EXTAL)	and crystal	
						tput clock: Bus clock (B¢			
						enerates four types of sys CPU clock (I			
						SH (SuperHyway) clock Bus clock (B	(Sφ): Maximum 133.4 MHz		
						Peripheral clock (Pø): Maximu			
						pports power-down mod Sleep mode	e		
						Software standby mode			
						Module standby mode			
7.8.2 Note Unbuffered V	es on the Vrite Setting	204	Newly adde	d					
8.1 Featu	res	209,	Figure title a	mended					
Figure 8.1 Operand Ca	Configuration of	210	-						
Figure 8.2	Configuration of								
Instruction C									



Item	Page	Revision (See Manual for Details)
8.3.1 Read Operation	219	Description amended
		4. Cache miss (no write-back)
		Data is read into the cache line on the way, which is selected to replace, from the physical address space corresponding to the virtual address. When reading data, the read data is returned to the CPU at the point in time when that data arrives in the cache.
		<ol> <li>Cache miss (with write-back)</li> <li>The tag and data field of the cache line on the way which is selected to replace are</li> </ol>
		saved in the write-back buffer. Then data is read into the cache line on the way which is selected to replace are which is selected to replace from the physical address space corresponding to the virtual address. When reading data, the read data is returned to the CPU at the point in time when that data arrives in the cache.
8.6.1 IC Address Array	230	Figure title amended
Figure 8.5 Memory-Mapped IC Address Array		
8.6.2 IC Data Array	231	Figure title amended
Figure 8.6 Memory-Mapped IC Data Array		
8.6.3 OC Address Array	233	Figure title amended
Figure 8.7 Memory-Mapped OC Address Array		
8.6.4 OC Data Array	234	Figure title amended
Figure 8.8 Memory-Mapped OC Data Array		
10.1 Features	246	Figure amended
Figure 10.1 Block Diagram of INTC		ICR0     INTPRIOD       ICR1     INTREQ00       INTREQ00       INTRSK00       INTRSK00       INTRSK00       INTRSKCLR00       INTMSKCLR00       INTMSKCLR00
10.3.1 Interrupt Control	251	Description amended
Register 0 (ICR0)		ICR0 sets the input signal detection mode for the external interrupt input pin NMI, IRQ, IRL, and PINT, and indicates the input signal level at the NMI pin.



10.3.5 Interrupt Request	<b>Page</b> 257	Revision (See Manual for Details)         Table amended						
Register 00 (INTREQ00)				Initial				
		Bit	Bit Name	Value	R/W	Description		
		7	IRQ0	0	R/W	Edge detection (IRQnS in ICR1 set to B'00 or B'01)		
		6 5	IRQ1	0	R/W	Flag indicating detection of IRQn interrupt     When reading		
		5	IRQ2 IRQ3	0	R/W R/W	0: No interrupt request detected		
		3	IRQ4	0	R/W	1: Interrupt request detected		
		2	IRQ5	0	R/W	When writing		
		1	IRQ6	0	R/W	0: The bit is cleared to 0 only if it was previously read as 1.		
		0	IRQ7	0	R/W	1: Writing 1 is ignored. Write 1 to the bits other than the bit to be cleared.		
						Note: Write 1 to all bits you do not wish to clear to 0.		
						Level detection (IRQnS in ICR1 set to B'10 or B'11) [LSH in ICR0 set to 1]		
						Indicates whether or not a valid interrupt request is being input to the IRQn pin.		
						When writing		
						0: No interrupt request being input		
						<ol> <li>Interrupt request being input</li> <li>Writing to these bits is ignored.</li> </ol>		
						[LSH in ICR0 cleared to 0]		
						Flag indicating detection of IRQn interrupt		
						When reading		
						0: No interrupt request detected		
						1: Interrupt request detected     Writing to these bits is ignored.		
10.3.5 Interrupt Request	258	Description a	dded					
Register 00 (INTREQ00)		The methods	of clearing	g the bi	ts in tł	nis register are as follows.		
		1. Edge det	ection					
			-			red by writing 0 to the corresponding bit after 1 to the bits you do not wish to clear to 0.		
		2. Level det	ection (LSI	H in ICF	R0 set	to 1)		
			and the int			to 0 automatically when the IRQ pin state at is negated. It is not necessary to clear the bit		
		3. Level det	ection (LSI	H in ICF	R0 cle	ared to 0)		
						and the interrupt request is negated, write 1 to ISK00 register.		
10.4.1 NMI Interrupt	266	Description a	mended					
		or falling edg	e detectior	n. After	the N	e NMIE bit in ICR0 is used to select either risin MIE bit in ICR0 is modified, NMI interrupts are us clock cycles.		
		SR) is set to	15 automa upt has no	tically v	when a	set to 1, the SR interrupt mask level (IMASK in an NMI interrupt is accepted. The reception of ASK in SR when the INTMU bit in CPUOPM ha		



10.4.2 IRQ Interrupts	Page	Revision (See Manual for Details)							
	267	Description amended							
		IRQ interrupts are input on pins IRQ7 to IRQ0. Edge-sensing or level-sensing can be selected by setting the IRQnS bits ( $n = 0$ to 7) in ICR1. When level-sensing is selected, operation differs according to the setting of the LSH bit in ICR0. The initial value of LSH in ICR0 is 0, but it is recommended that it be set to 1 before using the INTC.							
		1. LSH in ICR0 set to 1							
		Interrupt requests are not held internally by the INTC. Maintain the state of IRQ pin until the interrupt is accepted by the CPU and interrupt handling sta							
		2. LSH in ICR0 cleared to 0							
		When the INTC detects an interrupt request from the state of the IRQ pin, it holds the interrupt request in the INTREQ00 register. The value is held in INTREQ00 even if the interrupt request is negated at the IRQ pin before the interrupt is accepted by the CPU. After the request is negated at the IRQ pin, the value of INTREQ00 is cleared either when the CPU accepts an interrupt (which need not be an IRQ interrupt) or when the corresponding bit in the INTMSK00 register is set to 1. Clear the INTREQ00 flag before enabling interrupts by clearing the BL bit or executing the RTE instruction.							
11.1 Features	282	Description amended							
		6. PCMCIA interface							
		<ul> <li>Supports IC memory cards and I/O card interfaces defined in the JEIDA specifications Ver. 4.2 (PCMCIA2.1).</li> </ul>							
Figure 11.1 Block Diagram of 283	283	Figure amended							
		BACK BREQ WAIT WAIT WAIT Bus mastership controller Wait controller Wait controller RBWTCNT							
11.1 Features		Legend added							
Figure 11.1 Block Diagram of BSC		[Legend] RBWTCNT: Reset bus wait counter							
11.4 Register Descriptions	292	Table amended							
		Name         Abbreviation         R/W         Address         Access Size           SDRAM mode register         SDMR3         W         H'FEC1 5xxx         —							
Table 11.7 Register Configuration		Reset bus wait counter RBWTCNT — — —							
Configuration Table 11.8 Register States in	293	•							
Configuration	293	Reset bus wait counter RBWTCNT							



Item	Page	Revision (See	Manual	for De	tails)	
11.4.2 CSn Space Bus Control Register (CSnBCR)	298	Table amende	d	Initial		
		Bit	Bit Name	Value	R/W	Description
		30 to 28	3 IWW[2:0]	011	R/W	Idle Cycles between Write-Read Cycles and Write-Write Cycles
						These bits specify the number of idle cycles to be inserted after the access to a memory that is connected
						to the space. The target access cycles are the write- read cycle and write-write cycle.
						000: Setting prohibited
						001: 1 idle cycle inserted 010: 2 idle cycles inserted
						011: 4 idle cycles inserted
						100: 6 idle cycles inserted 101: 8 idle cycles inserted
						110: 10 idle cycles inserted 111: 12 idle cycles inserted
11.4.3 CSn Space Wait Control Register (CSnWCR)	306	Table amende	d			
		Bit	Bit Name	Initial Value	R/W	Description
(1) Normal Space and Byte-Selection SRAM		23, 22	BW[1:0]	00	R/W	Number of Burst Wait Cycles
-						Specify the number of wait cycles to be inserted to the second and subsequent access cycles in a burst
<ul> <li>CS2WCR, CS3WCR</li> </ul>						access. Valid for byte-selection SRAM with page mode
						specified (PMD bit = 1). 00: 0 cycle
						01: 1 cycle
						10: 2 cycles 11: 3 cycles
						Note: Bit position is different from that of burst ROM (asynchronous).
11.4.4 Reset Bus Wait Counter (RBWTCNT)	326	Newly added				
11.4.5 SDRAM Control	327	Figure amende	ed			
Register (SDCR)		В	lit: 31 30	29 28	27 26	25 24 23 22 21 20 19 18 17 16
		Initial valu	e: 0 0		0 0	
		R/V		RR	RR	
		В	lit: 15 14	13 12	11 10 RFSH RMOR	9         8         7         6         5         4         3         2         1         0           DE         PDOWN         BACTV         —         —         A3ROW[1:0]         —         A3COL[1:0]
		Initial valu R/V		0 0 R R	0 0 R/W R/V	
	328	Table amende	d			
				Initial		
		Bit 15 to 12	Bit Name	All 0	R/W	Description Reserved
						These bits are always read as 0. The write value should always be 0.
		11	RFSH	0	R/W	Refresh Control
						Specifies whether or not the refresh operation of the SDRAM is performed.
						0: No refresh
11.4.6 Refresh Timer	330	Table amende	4			1: Refresh
Control/Status Register	550	Table amender	u	Initial		
(RTCSR)		Bit	Bit Name		R/W	Description
		31 to 8	_	All 0	R	Reserved These bits are always read as 0. The write value should always be H'A55A00.
11.4.7 Refresh Timer Counter	332	Table amende				
(RTCNT)	502		~	Initial		
		Bit	Bit Name	Value	R/W	Description
		31 to 8	_	All 0	R	Reserved These bits are always read as 0. The write value should always be H'A55A00.
11.4.8 Refresh Time Constant	333	Table amende	 d			
Register (RTCOR)			-	ا م افا ما		
		Bit	Bit Name		R/W	Description
		31 to 8	_	All 0	R	Reserved These bits are always read as 0. The write value should
						always be H'A55A00.



Item	Page	Revisior	n (See	Manual	for Det	ails)			
11.5.5 SDRAM Interface		Deleted							
(12) Low-Power SDRAM									
11.5.6 Burst ROM (Clock	385	Note add	led						
Asynchronous) Interface		Note: When using the CS0 space as burst ROM, set CS0BCR and CS0WCI using a program in a space other than CS0 (on-chip RAM, for example before accessing the burst ROM.							
11.5.8 PCMCIA Interface	392	Descripti	on am	ended					
		PCMCIA space ca	interfa in be u pecifica	ice can b sed for th ations ver	e spec ne IC m sion 4.	ified ir iemor 2 (PC	elected using the MAP bit in CMNCR, the n areas 5 and 6. Areas 5 and 6 in the physical y card and I/O card interface defined in the MCIA2.1 ) by specifying the TYPE[3:0] bits		
11.6 Usage Notes	403	Description amended							
(1) Reset		access. counter ( maintains counted generate not clear	Fo ens RBWT s the 0 up syn d until ed.	ure this n CNT). Th state du chronous RBWTC	ninimu ne cour ring the sly toge	n time nter is e rese ther v	minimum time from reset release to the first e, the bus state controller supports a 7-bit cleared to 0 by a power-on reset and it t period. After power-on reset, RBWTCNT is vith CKO and an external access will not be d up to H'007F. At manual reset, RBWTCNT is		
12.3.7 DMA Channel Control Registers (CHCR_0 to CHCR_5)	418	Table an	nended	1					
			Bit	Bit Name	Initial Value	R/W	Description		
			23	DO	0	R/W	DMA Overrun Selects whether detection takes place at overrun 0 or overrun 1 when DREQ level detection is used. This bit is valid only in CHCR_0 and CHCR_1. 0: Detects DREQ by overrun 0 1: Detects DREQ by overrun 1		
	420	Table amended							
			Bit 18	Bit Name HIE	Initial Value O	<b>R/W</b> R/W	Description Half End Interrupt Enable Specifies whether an interrupt request is generated to the CPU when the read cycle of the transfer that the number of transfers is decreased to half of the TCR value set before the transfer has ended. If the HIE bit is set to 1, an interrupt request is generated to the CPU when the HE bit is set. To confirm that the half of the transfer has ended, execute a dummy read of the destination space after issuing the SYNCO instruction. Clear this bit to 0 while reload mode is set. This bit is valid in CHCR_0 to CHCR_3. 0: Half end interrupt disabled 1: Half end interrupt enabled		
12.3.7 DMA Channel Control	423	Table an	nended	1					
Registers (CHCR_0 to CHCR_5)			Bit	Bit Name	Initial Value	R/W	Description		
			2	IE	0	R/W	Description Interrupt Enable Specifies whether an interrupt request is generated to the CPU at the end of the final DMA transfer. Setting this bit to 1 generates an interrupt request (DMINT) to the CPU when the TE bit is set to 1 and a read cycle of the final DMA transfer has ended. To confirm that the final transfer has ended, execute a dummy read of the destination space after issuing the SYNCO instruction. 0: Interrupt request disabled. 1: Interrupt request enabled.		



	424	Table an	hended								
	424		lenueu								
			Bit	Bit Name	Initial Value	R/W	Description				
			1	TE	0			set to 1 when			
							final DMA tra transfer ends error before – ended by cle operation reg bit should be Even if the D transfer is no 0: When DM, transfer ha [Clearing of 1: TCR = 0 (v	read as 1, and E bit is set to 1	i bit is not set, i interrupt or E I to 0, or if DM. it and DME bit ). To clear the d then, 0 is wri I while this bit sing performed pted e 0 after TE is DMA transfer i	if DMA DMA address A transfer is t in DMA TE bit, the TE tten to. is set to 1, d or DMA read as 1	
12.4.3 DMA Transfer Types	438	Table am	nondod				penonneu				
Table 12.8 Supported DMA	430	I able all	lenueu								
Transfers			Source			External Device with DACK	Memory	Destination Memory- Mapped External Device	On-Chip Peripheral Module	IL Memory	
			External	device with D		Not available	Y	Y	Not available	Not available	
			External	memory mapped exte		Y Y	Y Y	Y Y	Y Y	Y Y	
			device	peripheral mo		r Not	Y	Y	Y	Y	
						available					
			IL memor	ry		Not available	Υ	Υ	Y	Υ	
71		Note am	insfer is	s enablec	1						
Table 12.8 Supported DMA		[Legend] Y: Tra	insfer is ended For c	on-chip p	eriph			•		ailable only	/ by
Table 12.8 Supported DMA Transfers	441	[Legend] Y: Tra Note amo Note :	ended For c registe	on-chip p ers which	eriph			-byte tran ongword t		ailable only	/ by
Table 12.8       Supported DMA         Transfers       (2) Bus Modes	441	[Legend] Y: Tra Note amo Note : Descripti	nsfer is ended For c registe	on-chip p ers which ended	eriph 1 can	be acce	ssed in l	•	units.		/ by
Table 12.8       Supported DMA         Transfers       (2) Bus Modes	441	[Legend] Y: Tra Note amo Note : Descripti • Interr In interm bus masi 32-byte u	For c registe on ame nittent n ittent m ter whe unit) is o bus ma	on-chip p ers which ended mode 16 node of c enever a complete	eripho can , inter ycle s unit o . If th	be acce mittent i teal, the f transfe e next tr	mode 64 DMAC i r (byte, v	, and inter returns the vord, long	units. rmittent m e bus mas jword, 8-b curs after		other te, or MAC
Table 12.8 Supported DMA Transfers (2) Bus Modes (a) Cycle-Steal Mode (3) Relationship between	441	[Legend] Y: Tra Note amo Note : Descripti ● Interr In interm bus mast 32-byte u gets the in B∳ cou Table amo	For c registe on ame nittent m ter whe unit) is c bus ma unt.	on-chip p ers which ended mode 16 node of c enever a complete astership	eripho can , inter ycle s unit o . If th	be acce mittent i teal, the f transfe e next tr other bu	mode 64 DMAC of r (byte, v ansfer re is master	, and inter returns the word, long equest occ r after wai	units. rmittent m e bus ma: word, 8-b curs after iting for 16	node 256 stership to byte, 16-byt that, the D	other te, or MAC
Table 12.8       Supported DMA         Transfers       (2) Bus Modes         (2) Bus Modes       (a) Cycle-Steal Mode         (3) Relationship between       Request Modes and Bus Modes         by DMA Transfer Category       Table 12.9         Relationship       Relationship		[Legend] Y: Tra Note amo Note : Descripti • Interr In interm bus masi 32-byte u gets the in B $\phi$ cou Table am Address Mode Tra Dual Ex	For constructions of the second secon	on-chip p ers which ended mode 16 node of c enever a complete astership	eripho can , inter ycle s unit o . If th from	be acce mittent i teal, the f transfe e next tr other bu Req Mod	ssed in le mode 64 e DMAC i r (byte, v ansfer re is mastel uest Bus le Mode	, and inter returns the word, long equest occ r after wai	units. rmittent m e bus mas word, 8-b curs after ting for 10 Usable Channels	node 256 stership to byte, 16-byt that, the D	other te, or MAC
Table 12.8       Supported DMA         Transfers       (2) Bus Modes         (2) Bus Modes       (a) Cycle-Steal Mode         (3) Relationship between       Request Modes and Bus Modes         (by DMA Transfer Category       Table 12.9         Table 12.9       Relationship         between Request Modes and       Bus Modes by DMA Transfer		[Legend] Y: Tra Note amo Note : Descripti • Interr In interm bus mast 32-byte u gets the in B¢ cou Table am Address Mode Tra Dual Ex Ex	Insfer is ended For or register on ame mittent m ittent m ter whe unit) is of bus ma unt. nended ansfer Cat ternal devie emory ternal devie	on-chip p ers which ended mode 16 mode of c enever a complete astership	eripho can , inter ycle s unit o . If the from	be acce mittent i teal, the f transfe e next tr other bu Req Moc ternal Exte	mode 64 DMAC 1 r (byte, v ransfer re us master <u>uest Bus</u> <u>be Mode</u>	, and inter returns the word, long equest occ r after wai	units. rmittent m e bus maa word, 8-b curs after ting for 10 Usable Channels 2 0, 1	node 256 stership to byte, 16-byt that, the D	other te, or MAC
Table 12.8       Supported DMA         Transfers       (2) Bus Modes         (2) Bus Modes       (a) Cycle-Steal Mode         (3) Relationship between       Request Modes and Bus Modes         (3) Relationship between       Request Modes and Bus Modes         (3) DMA Transfer Category       Table 12.9         Table 12.9       Relationship         between Request Modes and       Bus Modes by DMA Transfer         Category       Table 24.7         DREQ Pin Sampling		[Legend] Y: Tra Note amo Note : Descripti • Interm bus mast 32-byte u gets the in Bφ cou Table am Address Mode Tra Dual Ex ma Ex ma	Insfer is ended For c registe on ame mittent m ittent m ter whe unit) is c bus ma unt. hended ansfer Cat ternal devia apped exter on add 12.12 to	on-chip p ers which ended mode 16 node of c enever a complete astership regory ce with DACh rmal device ed o 12.15 s	eripho o can , inter ycle s unit o . If tho from	be acce mittent i iteal, the f transfe e next tr other bu Req Moc ternal Exte	ssed in la mode 64 a DMAC i r (byte, v ansfer re is master le Mode rmal B/C	, and inter returns the word, long equest occ r after wai <u>Transfer</u> <u>Size (Bits)</u> 1/2/4/8/16/3	rmittent m e bus maa word, 8-b curs after ting for 10 Usable Channels 2 0, 1 2 0, 1	node 256 stership to byte, 16-byt that, the D	other te, or MAC 56 cloc
Table 12.8       Supported DMA         Transfers       (2) Bus Modes         (2) Bus Modes       (a) Cycle-Steal Mode         (3) Relationship between       Request Modes and Bus Modes         (3) Relationship between       Request Modes and Bus Modes         (3) DMA Transfer Category       Table 12.9         Table 12.9       Relationship         between Request Modes and       Bus Modes by DMA Transfer         Category       Table 24.7         DREQ Pin Sampling	443	[Legend] Y: Tra Note amo Note : Descripti • Interr In interm bus masi 32-byte u gets the in B $\phi$ cou Table am Address Mode Tr Dual Ex mode, Tr Ex Descripti Figures f mode, re DREQ do CKO for	Insfer is ended For c registe on ame mittent m ter whe unit) is c bus ma unt. nended ansfer Cat ternal devi apped exte on add 12.12 to sspectiv etectior both as	on-chip p ers which ended mode 16 node of c enever a complete astership tegory ce with DACh ce with Ch ce with CACH ce wit	eripho can , inter ycle s unit o . If the from	be acce mittent i teal, the f transfe e next tr other bu Req Moc ternal Exte amory- Exte he samp	ssed in la mode 64 e DMAC i r (byte, v ransfer re is master mai B/C mai B/C ble timing	, and inter returns the word, long equest occ r after wai 1/2/4/8/16/3 1/2/4/8/16/3 g of the DI pling take	rmittent m e bus maa word, 8-b curs after ting for 10 Usable Channels 2 0, 1 2 0, 1 REQ inpu s place at	node 256 stership to byte, 16-byt that, the D 6, 64, or 25 	other te, or MAC 56 cloc
Table 12.8       Supported DMA         Transfers       (2) Bus Modes         (2) Bus Modes       (a) Cycle-Steal Mode         (3) Relationship between       Request Modes and Bus Modes         by DMA Transfer Category       Table 12.9         Table 12.9       Relationship         between Request Modes and       Bus Modes by DMA Transfer         Category       Category	443	[Legend] Y: Tra Note amo Note : Descripti ● Intern bus mast 32-byte u gets the in B∳ cou Table am Address Mode Tra Dual Ex mode, Tra Dual Ex mode, re DREQ da CKO for This mea provided	Insfer is ended For c registe on ame mittent m ter whe unit) is o bus ma unt. nended ansfer Cat ternal devia apped exter on add 12.12 to spective etection both as ans that the neu	on-chip p ers which ended mode 16 mode of c enever a complete astership regory ce with DACh rmal device ed to 12.15 s rely. n (edge o ssertion a t assertic cessary l	eripho o can ycle s unit o . If tho from (and ex and me and ne DREC	be acce mittent i teal, the f transfe e next tr other bu Req Moc ternal Exte amory- Exte he samp l detecti egation. d negatic 2 setup/l	ssed in le mode 64 e DMAC i r (byte, v ansfer re is master <u>uest Bus le Mode</u> mal B/C mal B/C one timing on are por nold time	, and inter returns the word, long equest occ r after wai <u>Transfer</u> <u>Size (Bits)</u> 1/2/4/8/16/3 1/2/4/8/16/3 g of the DI pling take pssible one	rmittent m e bus maa word, 8-b curs after ting for 10 Usable Channels 2 0, 1 2 0, 1 2 0, 1 3 Place at ce every o nteed.	node 256 stership to byte, 16-byt that, the D 6, 64, or 25	other te, or MAC 56 cloc



ltem	Page	Revision (See Manual for Details)
Figure 12.12 Example of DREQ Input Detection in Cycle Steal Mode Edge Detection		
Stear Mode Luge Detection		
		Bus cycle <u>CPU CPU DMAC CPU CPU </u>
		(Rising edge)
		DACK (High-active) Acceptance ////: Non-sensitive started period
12.4.7 DREQ Pin Sampling Timing	450	Figure amended
Figure 12.14 Example of DREQ Input Detection in Burst		
Mode Edge Detection		Bus cycle CPU CPU DMAC DMAC DMAC
		DREQ (Rising edge)
		DACK (High-active)
12.5.5 Notes on Setting of DMA Extended Resource Selectors	453	Newly added
13.1 Features	457	Title and description amended
(5) Control Circuit		The control circuit controls the clock frequency and sets the power-down modes according to the settings of the MD0 and MD1 pins and the frequency control registers.
(6) Standby Control Circuit	_	Deleted
(7) Frequency Control Register (FRQCR)		
(8) Standby Control Register (STBCR)		
(9) PLL Control Register (PLLCR)		
(10) IrDA Clock Control Register (IrDACLKCR)		
(11) Oscillation Settling Time Watch Timer Control Register (OSCWTCR)		
13.4.1 Frequency Control Register (FRQCR)	460	Table amended
		Initial Bit Bit Name Value R/W Description 29 — Undefined*1 R Reserved The write value should always be 0.
13.4.1 Frequency Control Register (FRQCR)	461	Table amended
		Initial Bit Bit Name Value R/W Description
		19 to 16 — Undefined* <sup>1</sup> R Reserved The write value should always be 0.
		7 to 4 — Undefined*1 R Reserved The write value should always be 0.
13.5.2 Changing the Division	467	Description amended
Ratio		The division ratio can be changed by overwriting each set of bits for setting the division ratio in FRQCR.
		The clock changes to the new setting immediately when the contents of FRQCR are changed.



Item	Page	Revision (See Manual for Details)						
14.4.3 Software Standby	487	Descript	ion ai	mended				
Mode (2) Exit from Software Standby Mode (a) Exit Driven by an Interrupt		When using an externally input clock as the clock source, or when using the crystal resonator as the clock source and the crystal resonator does not stop oscillating in software standby, the occurrence of an NMI, IRQ (edge-detection), PINT, or RTC interrupt causes software standby mode to be canceled and the STATUS0 pin to go low. Note that in order to cancel software standby mode by means of an IRQ (level-detection) interrupt, it is necessary to supply the clock by connecting EXTAL_RTC and XTAL_RTC to the crystal resonator.						
16.5.4 PWM Modes	523	Descript						
		-			eriodic re	egiste	r (TPUn_TGRB) is set to the value equal to	
		duty	regis	ter TGRE	3 + 1			
17.1 Features Figure 17.1 RTC Block Diagram	528	Figure a	menc	led	RYRCNT		PRI Interrupt signals	
							► CUI ) Signals	
17.3.16 RTC Control Register 1 (RCR1)	546	Table ar	nende	ed	1 141 1			
			Bit	Bit Name	Initial Value	R/W	Description	
			7	CF	Undefined	R/W	Carry Flag (CUI) Status flag that indicates that a carry has occurred. CF is set to 1 when a count-up to 64-Hz occurs at the second counter carry or 64-Hz counter read. A count register value read at this time cannot be guaranteed; another read is required. 0: No carry of 64-Hz counter by second counter or 64- Hz counter [Clearing condition] When 0 is written to CF 1: Carry of 64-Hz counter by second counter or 64 Hz counter [Setting condition] When the second counter or 64-Hz counter is read during a carry occurrence by the 64-Hz counter, or 1 is written to CF.	
			4	CIE	0	R/W	Carry Interrupt Enable Flag (CUI) When the carry flag (CF) is set to 1, the CIE bit enables interrupts. 0: A carry interrupt is not generated when the CF flag is set to 1 1: A carry interrupt is generated when the CF flag is set to 1	
			3	AIE	0	R/W	<ul> <li>Alarm Interrupt Enable Flag (ATI)</li> <li>When the alarm flag (AF) is set to 1, the AIE bit allows interrupts.</li> <li>O: An alarm interrupt is not generated when the AF flag is set to 1</li> <li>1: An alarm interrupt is generated when the AF flag is set to 1</li> </ul>	
	547	Table ar	nende	ed				
			Bit 0	Bit Name AF	Initial Value O	R/W R/W	Description Alarm Flag (ATI) The AF flag is set when the alarm time, which is set by an alarm register (ENB bit in RSECAR, RMINAR, RHRAR, RWKAR, RDAYAR, RMONAR, or RYRAR is set to 1), and counter match. 0: Alarm register and counter not match [Clearing condition] When 0 is written to AF. 1: Alarm register and counter match* [Setting condition] When alarm register (only a register with ENB bit set to 1) and counter match Note: * Writing 1 holds previous value.	



Item	Page	Revision (See Manual for Details)         Table amended								
7.3.17 RTC Control Register 2 (RCR2)	548	I able am	ende	d						
· ·			Bit	Bit Name	Initial Value	R/W	Description			
			7	PEF	0	R/W	Periodic Interrupt Flag (PRI) Indicates interrupt generation with the period designated by the PES[2:0] bits. When set to 1, PEF generates periodic interrupts. 0: Interrupts not generated with the period designated by bits PES[2:0]. [Clearing condition] When 0 is written to PEF 1: Interrupts generated with the period designated by bits PES[2:0]. [Setting condition] When an interrupt is generated with the period designated by bits PES[2:0] or when 1 is written to the PEF flag			
				PES[2:0]	000	R/W	Interrupt Enable Flags (PRI) These bits specify the periodic interrupt. 000: No periodic interrupts generated 001: Periodic interrupt generated every 1/256 second 010: Periodic interrupt generated every 1/16 second 011: Periodic interrupt generated every 1/16 second 100: Periodic interrupt generated every 1/14 second 101: Periodic interrupt generated every 1/12 second 110: Periodic interrupt generated every 1/12 second 110: Periodic interrupt generated every 1 second 111: Periodic interrupt generated every 1 second 111: Periodic interrupt generated every 2 seconds			
			3	-	1	—	Reserved This bit is always read as 1. The write value should always be 1.			
20.3.2 I <sup>2</sup> C Bus Control	589	Table am	ende	ed						
Register 2 (ICCR2)			<b>Bit</b> 1	Bit Name IICRST	Initial Value 0	<b>R/W</b> R/W	Description IIC Control Part Reset Resets the control part except for I <sup>2</sup> C registers. If the device hangs because of a problem such as a communication failure during I <sup>2</sup> C bus operation, bits BC2 to BC0 in the ICMR register of the IIC and the internal circuits of the IIC can be reset by setting the IICRST bit to 1.			
20.3.5 I <sup>2</sup> C Bus Status Register (ICSR)	595	Table am	ende	d						
			<b>Bit</b> 3	Bit Name STOP	Initial Value 0	<b>R/W</b> R/W	Description         Stop Condition Detection Flag         [Clearing condition]         • When 0 is written in STOP after reading STOP = 1         [Setting conditions]         • In master mode, when a stop condition is detected after frame transfer         • In slave mode, when STOP condition is detected after the first byte slave address, next to detection of start condition, accords with the address set in SAR.			
20.6 Bit Synchronous Circuit Figure 20.18 Bit Synchronous Circuit Timing	616	Figure re	olace	ed						
Table 20.6 Time for Monitoring SCL	617	Table am	ende cĸs3	d	<b>CKS2</b>		Time for Monitoring SCL*1 39 tpcyc*2			
	640	Noute - 1			1		87 tpcyc*2			
20.7.3 Notes on master eceive mode	618	Newly ad								
0.7.4 Note on Setting CKBT in Master Receive Mode	618	Newly ad	ded							
0.7.5 Issuance of Stop Condition and Repeated Start Condition	618	Newly ad	ded							
21.5.2 Note on Interrupting	671	Newly ad	ded							



Item	Page	Revision (See Manual for Details)
22.4.3 Operation in Clock Synchronous Mode	716	Figure amended
Figure 22.12 Sample Flowchart for SCIF Initialization		Set TE or RE bits in SCSCR to 1, and set TIE or RIE, and REIE bits [5]
		End of initialization
Figure 22.14 Example of SCIF Transmit Operation	718	Figure amended
		Serial data
		TXI Data written to SCFTDR TXI interrupt and TDFE flag cleared interrupt to 0 by TXI interrupt request
		Andler One frame
22.5 SCIF Interrupt Sources	722	Description amended
and DMAC		Clearing the RIE bit to 0 and setting the REIE bit to 1 in SCSCR generates only an ERI and BRI interrupt request without generating an RXI interrupt request.
23.1 Features	727	Description amended
		The direct memory access controller (DMAC) can be activated to transfer data in the super of temperature of temperature of the super temperature of the super temperature of the super temperature of temperature o
23.3.6 Serial Control Register	741	the event of transmit-FIFO-data-empty and receive-FIFO-data-full. Table amended
(SCASCR)	771	Initial
		Bit Bit Name Value R/W Description
		<ol> <li>CKE[1:0] 00 R/W Clock Enable These bits select the SCIFA clock source and should be set before selecting the SCIFA operating mode by SCASMR.</li> <li>Asynchronous mode 00: Internal clock; SCK pin used as input pin (input signal is ignored)*1</li> </ol>
		01: Setting prohibited 10: External clock, SCK pin used for clock input* <sup>3</sup> 11: Setting prohibited • Synchronous mode
		00: Setting prohibited
		01: Internal clock, SCK pin used for synchronous clock output*2
		10: External clock, SCK pin used for clock input 11: Setting prohibited
		Notes: 1. When the data sampling is done using on-
		chip baud rate generator, CKE[1:0] should
		be set to 00. 2. The output clock frequency is the same as
		<ul> <li>be set to 00.</li> <li>2. The output clock frequency is the same as the bit rate.</li> <li>3. Input a clock with a frequency 8 times the bit rate. The sampling rate is fixed at 1/16. When the external clock is not input,</li> </ul>
23.4.2 Asynchronous Mode	758	<ul> <li>be set to 00.</li> <li>2. The output clock frequency is the same as the bit rate.</li> <li>3. Input a clock with a frequency 8 times the bit rate. The sampling rate is fixed at 1/16. When the external clock is not input, CKE[1:0] should be set to 00.</li> </ul>
23.4.2 Asynchronous Mode	758	<ul> <li>be set to 00.</li> <li>2. The output clock frequency is the same as the bit rate.</li> <li>3. Input a clock with a frequency 8 times the bit rate. The sampling rate is fixed at 1/16. When the external clock is not input,</li> </ul>
23.4.2 Asynchronous Mode	758	be set to 00. 2. The output clock frequency is the same as the bit rate. 3. Input a clock with a frequency 8 times the bit rate. The sampling rate is fixed at 1/16. When the external clock is not input, CKE[1:0] should be set to 00. Description amended
23.4.2 Asynchronous Mode	758	be set to 00. 2. The output clock frequency is the same as the bit rate. 3. Input a clock with a frequency 8 times the bit rate. The sampling rate is fixed at 1/16. When the external clock is not input, CKE[1:0] should be set to 00. Description amended • Clock source: Internal clock/external clock — Internal clock: SCIFA operates using the on-chip baud rate generator
23.4.2 Asynchronous Mode	758	<ul> <li>be set to 00.</li> <li>2. The output clock frequency is the same as the bit rate.</li> <li>3. Input a clock with a frequency 8 times the bit rate. The sampling rate is fixed at 1/16. When the external clock is not input, CKE[1:0] should be set to 00.</li> <li>Description amended</li> <li>Clock source: Internal clock/external clock         <ul> <li>Internal clock: SCIFA operates using the on-chip baud rate generator</li> <li>External clock: The sampling rate is fixed at 1/16, so a clock with a frequency 8 times the bit rate is required. (The internal baud rate generator should not</li> </ul> </li> </ul>
		<ul> <li>be set to 00.</li> <li>2. The output clock frequency is the same as the bit rate.</li> <li>3. Input a clock with a frequency 8 times the bit rate. The sampling rate is fixed at 1/16. When the external clock is not input, CKE[1:0] should be set to 00.</li> <li>Description amended</li> <li>Clock source: Internal clock/external clock         <ul> <li>Internal clock: SCIFA operates using the on-chip baud rate generator</li> <li>External clock: The sampling rate is fixed at 1/16, so a clock with a frequency 8 times the bit rate is required. (The internal baud rate generator should not be used.)</li> </ul> </li> </ul>
23.4.3 Serial Operation	758	<ul> <li>be set to 00.</li> <li>2. The output clock frequency is the same as the bit rate.</li> <li>3. Input a clock with a frequency 8 times the bit rate. The sampling rate is fixed at 1/16. When the external clock is not input, CKE[1:0] should be set to 00.</li> <li>Description amended</li> <li>Clock source: Internal clock/external clock         <ul> <li>Internal clock: SCIFA operates using the on-chip baud rate generator</li> <li>External clock: The sampling rate is fixed at 1/16, so a clock with a frequency 8 times the bit rate is required. (The internal baud rate generator should not be used.)</li> </ul> </li> <li>Description amended</li> </ul>
		<ul> <li>be set to 00.</li> <li>2. The output clock frequency is the same as the bit rate.</li> <li>3. Input a clock with a frequency 8 times the bit rate. The sampling rate is fixed at 1/16. When the external clock is not input, CKE[1:0] should be set to 00.</li> <li>Description amended</li> <li>Clock source: Internal clock/external clock         <ul> <li>Internal clock: SCIFA operates using the on-chip baud rate generator</li> <li>External clock: The sampling rate is fixed at 1/16, so a clock with a frequency 8 times the bit rate is required. (The internal baud rate generator should not be used.)</li> </ul> </li> </ul>



ltem	Page	Revision (See Manual for Details)
(3) Transmitting and Receiving	764	Description amended
Data		— Transmit data stop function
(b) Serial Data Transmission		When the value of the SCATDSR register and the number of transmit data bytes match, transmit operation stops. Setting the TSIE bit (interrupt enable bit) allows the generation of an interrupt.
23.5 Interrupt Sources and	781	Description amended
DMAC		Activating the DMAC and transferring data can be performed by the transmit-FIFO-data-empty interrupt request <b>and</b> . The DMAC transfer request is automatically cleared when the number of data bytes written to SCAFTDR by the DMAC is increased more than that of setting transmit triggers.
		···
		The activation of DMAC and generation of an interrupt are not executed at the same time by the same source. To activate the DMAC, set the interrupt enable bit (TIE or RIE) corresponding to the generated interrupt source and the appropriate transfer enable bit (TDRQE or RDRQE) to 1.
Table 23.7 SCIFA Interrupt	782	Table amended
Sources		Interrupt Source DMAC Activation
		Interrupt initiated by receive error (ER), break (BRK), data ready (DR), Not possible or transmit data stop (TSF)
		Interrupt initiated by receive FIFO data full flag (RDF) or transmit FIFO Possible data empty (TDFE)
		Notes deleted
23.6 Usage Notes	784	Newly added
(5) Limitation on Simultaneous Transmission and Reception in Clock-Synchronous Mode		
26.3.2 A/D Control/Status Registers (ADCSR)	873	Table amended
		Initial Bit Bit Name Value R/W Description
		11, 10       TRGE[1:0]       00       R/W       Trigger Enable         Enables or disables A/D conversion by external trigger input.       00: Disables A/D conversion by external trigger input         01: Reserved (setting prohibited)       10: Reserved (setting prohibited)
		11: A/D conversion is started at the falling edge of A/D conversion trigger pin (ADTRG)









