Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

RENESAS TECHNICAL UPDATE

Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Renesas Technology Corp.

Product Category	MPU&MCU	Document No.	TN-SH7-A641A/E	Rev.	1.00		
Title	SH7720 hardware manual revised to Rev.3.0	7720 hardware manual revised to Rev.3.00			Technical Notification		
Applicable Product		Lot No.		SH7720 Hardware Manual			
	SH3-DSP SH7700 Series SH7720 Group	All	Reference Document	(REJ09B0033-0200 Rev.2.00) SH7720 Group, SH7721 Group Hardware Manual (REJ09B0033-0300 Rev.3.00)			

SH7720 Hardware Manual is revised from Rev.2.00 to Rev.3.00. SH7720 and SH7320 Group Hardware Manuals are merged into manual Rev.3.00, to which the SH7721 Group is newly added. All the pins in the SD host interface (SDHI) are added. Please refer to main revisions and additions in Rev.3.00 as shown in the following.

Item	Page	Revision (See Manual for Details)					
All		SH7720 and SH7320 Group Hardware Manuals are merged into this manual, to which the SH7721 Group newly added.					
All		The pins in the SD host interface (SDHI) are added.					
Introduction	viii	Added					
Abbreviations		DES	Data Encryption Standard				
		RSA	Rivest Shamir Adleman				
		SSL	Secure Socket Layer				
		SDHI	SD Host Interface				
Section 1 Overview	5	Deleted					
Table 1.1 SH7720/SH7721		Item	Features				
Features		Serial I/O with FIFO (SIOF0, SIOF1)	 Internal 64-byte transmit/receive FIFO Supports 8-/16-/16-bit stereo sound input/output Sampling rate clock input selectable from P and external pin Internal prescaler for P SPI mode Providec continuous full duplex-communication with SPI slave-device in fixed master mode. Transmit/receive data length of fixed 8 bits With interrupt request and DMAC request				



Item	Page	Revision (See Manual for Details)					
Table 1.1 SH7720/SH7721	6, 7	Amended					
Features		Item Features					
		PC card • Complies with the PCMCIA Rev.2.1/JEIDA controller Version 4.2					
		(PCC) Supports the IC memory card interface and I/O card interface					
		A/D • 10 bits ± 4 LSB, four channels					
		converter • Conversion time: 15 μs					
		(ADC) Input range: 0 to AV _{cc} (max. 3.6 V)					
		SD host Added interface (SDHI)					
		Note: Only for models with the SDHI					
		SSL • RSA encryption					
		accelerator • Supported operations: addition, subtraction, (SSL) multiplication, power operation					
		Note: DES and Triple-DES encryption/decryption SH7720 group only					
Table 1.2 Product Lineup (SH7720 Group)	8, 9	Replaced and table numbers assigned					
Table 1.3 Product Lineup (SH7721 Group)							
1.2 Block Diagram	10	SDHI and its related pins added; bridges and clocks					
Figure 1.1 Block Diagram		deleted.					




Item	Page	Revision (See Manual for Details)								
1.3 Pin Assignments	11	Amended								
1.3.1 Pin Assignments		$K17 \rightarrow SCIF$								
Figure 1.2 Pin Assignments (PLBG0256GA-A (BP-256H/HV))		$L17 \rightarrow SCIF$								
Figure 1.3 Pin Assignments	12	Amended								
(PLBG0256KA-A (BP-256C/CV))		L20→SCIF0	_TxD/IrTX/P	TT2						
		L21→SCIF0	_RxD/IrRX/F	PTT1						
		$K1 \rightarrow VssQ1$								
		L1→VccQ1								
		U5→D5								
Table 1.4 List of Pin Assignments	24	Amended								
		Pin No. (PLBG0256 GA-A)	Pin No. (PLBG0256 KA-A)	Pin Name	Function					
		U16	V15	DACK0/ PINT1/ PTM4	DMA transfer request reception/ port interrupt/ general-purpose port					
		Y12	Y11	CS0	Chip select					
		Y13	Y12	RD	Read strobe					
		Y14	Y13	VssQ1	I/O power supply (0 V					
		Y18	AA17	DACK1/ PTM5	DMA transfer request reception/ general-purpose port					



1.3.2 Pin Functions	26,	Amended			
Table 1.5 SH7720/SH7721 Pin	29,	Classifica-			
Functions	32	tion	Symbol	Name	Function
		Clock	XTAL	Crystal	For connection to a crystal resonator.
			СКІО	System clock	Used as a pin to input external clock or output clock.
		Direct memory access controller (DMAC)	DREQ0, DREQ1	DMA-transfer request	Input pins for external requests for DMA transfer
			DACK0,	DMA transfer	Indicates the acceptance of
			DACK1	request reception	DMA transfer requests to external devices.
		Serial I/O with FIFO (SIOF)	SIOF0_SYN C, SIOF1_SYN C	SIOF frame sync	SIOF frame synchronization signals
			SIOF0_TxD, SIOF1_TxD	SIOF transmit data	SIOF transmit data pin
			SIOF0_RxD, SIOF1_RxD	SIOF receive data	SIOF receive data pin
		A/D converter (ADC)	AN3 to AN0		Analog input pin
			AVcc		Power supply pin for the A/D o D/A converter. When the A/D or D/A converter is not in use,
					connect this pin to input/output power supply (VccQ).
			AVss		Ground pin for the A/D or D/A converter. Connect this pin to input/output power supply (VssQ).
1.3.2 Pin Functions	35	Notes adde	d		
		6. SDHI ass including the		ns support	only for the models
Section 2 CPU	37	Deleted			
2.1 Processing States and Processing Modes		LSI on-chip	modules,		tents of a part of the e bue state controllor
2.1.1 Processing States		(BSC), are i	retained.		
(1) Reset State					







Item	Page	Revision	(See Manual f	or Details)					
8.3.1 Interrupt Priority Registers A		Amended							
to J (IPRA to IPRJ)		Register	Bits 15 to 12	Bits 7 to 4	Bits 3 to 0				
Table 8.2 Interrupt Sources and IPRA to IPRJ		IPRD	Reserved*	IRQ5	IRQ4				
		IPRG	SCIF0	Reserved*	Reserved*				
		IPRJ	Reserved*	SDHI	AFEIF				
		Note: *	should always b bits are effective	ys read as 0. The e 0. The SSL an e only for the mod l bits apply if they	d SDHI -related dels that include				
8.3.4 Interrupt Request Register 0	252	Changed							
(IRR0)			n 8-bit register t from the TMU a						
			Initial						
			Name Value	R/W Descript					
		7 —	0	R Reserved					
					always read as ite value should				
				always be	e 0.				
8.3.5 Interrupt Request Register 1	253	Deleted							
(IRR1)	200	IRR1 is an 8-bit register that indicates whether interrupt							
		requests from the DMAC and LCDC are generated.							
8.3.6 Interrupt Request Register 2	254	Changed			-				
(IRR2)		IRR2 is a	n 8-bit register t	hat indicates w	hether interrup				
		register is	from the SSL ar initialized to H eset, but is not i	00 by a power-	on reset or				
		Note: On	the models not	having the SSI	L, the				
		SSL-relat always be	ed bits are rese e 0.	rved. The write	value should				
		Added							
		Bit Bit	Name Descripti	on					
		4 SSI		rrupt Request					
			Note:		s not having the				
				bit is reserved an					



Item	Page	Revision (See Manual for Details)						
8.3.12 Interrupt Request Register	261	Chan	ged					
8 (IRR8)		reque gene powe stand	ests from rated. Th r-on rese by mode On the	bit register that indicates whether interrupt the SDHI, MMC, and AFEIF are his register is initialized to H'00 by a et or manual reset, but is not initialized in e. models not having the SDHI, the elated bits are reserved. The write value				
			should	always be 0.				
		Chan	ged and	a note added.				
		Bit	Bit Name	Description				
		0	SDIR	SDI Interrupt Request				
				Indicates whether the SDI (SDHI) interrupt request is generated.				
				0: SDI interrupt request is not generated				
				1: SDI interrupt request is generated				
				Note: On the models not having the SDHI, this bit is reserved and always read as 0. The write value should always be 0.				
	202	A	a d a al					
8.3.13 Interrupt Request Register 9 (IRR9)	262	Amended IRR9 is an 8-bit register that indicates whether interrup requests from the PCC, USBH, USBF, and CMT are generated. This register is initialized to H'00 by a power-on reset or manual reset, but is not initialized in standby mode.						
8.4.3 IRL interrupts	267	Delet	ed					
		IRL interrupts are included with noise canceller function and detected when the sampled levels of each peripheral module clock keep same value for 2 cycles. This prevents sampling error level in IRL pin changing. In standby mode, noise canceller is handled by the RTC clock because the peripheral module clocks are halted. Therefore, when RTC is not used, recovering to standby by IRL interrupts cannot be executed in ctandby mode.						



Item	Page	Revis	sion (Se	e Man	ual for D	Details)			
8.4.4 PINT Interrupts	268	Adde	b						
		While an RTC clock is supplied, recovery from a standby state on a PINT interrupt is possible if the interrupt level is higher than that set in the I3 to I0 bi of the SR register.							
8.4.6 Interrupt Exception Handling and Priority	270	Amm	ended		Interrupt		Priority		
Table 8.3 Interrupt Exception Handling Sources and Priority		Interr	upt Source	Interru pt Code	Priority (Initial	IPR (Bit Numbers)	within IPR Setting Unit	Default Priority	
(IRQ Mode)			USBHI		0 to 15 (0)	IPRJ (11 to 8)	_		
		DMA C (2)	DEI4	H'B80* ³	0 to 15 (0)	IPRF (11 to 8)	High		
			DEI5	H'BA0* ³			Low		
		TMU	TMU_SUNI	H'6C0	0 to 15 (0)	IPRD (11 to 8)	_		
			_			_	_		



Item	Page	Revis	Revision (See Manual for Details)						
Table 8.4 Interrupt Exception Handling Sources and Priority (IRL Mode)	272	Chan	ged	Interrupt Code	Interrupt Priority (Initial Value)	IPR (Bit Numbers)	Priority within IPR Setting Unit	Defa Prio	
		NMI							
		H-UDI							
		IRL	IRL3 to RL0=B'0000	H'200* ³	15	-	-		
			IRL3 to IRL0=B'0001	H'220* ³	14	—	_		
			IRL3 to IRL0=B'0010	H'240* ³	13	_	_		
			IRL3 to IRL0=B'0011	H'260* ³	12	_	_		
			IRL3 to IRL0=B'0100	H'280* ³	11	_	_		
			IRL3 to IRL0=B'0101	H'2A0* ³	10	_	_		
			IRL3 to IRL0=B'0110	H'2C0* ³	9	_	_		
			IRL3 to IRL0=B'0111	H'2E0* ³	8	_	_		
			IRL3 to IRL0=B'1000	H'300* ³	7	_	_		
			IRL3 to IRL0=B'1001	H'320* ³	6	_	_		
			IRL3 to IRL0=B'1010	H'340* ³	5	_	_		
			IRL3 to IRL0=B'1011	H'360* ³	4	_	_		
			IRL3 to IRL0=B'1100	H'380* ³	3	_	_		
			IRL3 to IRL0=B'1101	H'3A0* ³	2	_	_		
			IRL3 to IRL0=B'1110	H'3C0* ³	1		_		
		тми	TMU_SUNI	H'6C0	0 to 15 (0)	IPRD (11 to 8)	_		
		_	_	-	-	-	-		



Item	Page	Revision	(See Ma	or Details)					
Section 9 Bus State Controller	283,	Amended							
(BSC)	284	Name	I/O	Funct	tion				
9.2 Input/Output Pins		RD/WR	0	Read/	/write signal				
Table 9.1 Pin Configuration					ects to \overline{WE} pins when M or byte-selection SRAM is ected.				
		RD	0		strobe (read data output e signal)				
				memo	be signal to indicate the bry read cycle when the CIA is used.				
		WAIT	I		nal wait input (sampled at the edge of CKIO)				
		REFOUT	0	Bus m refres	nastership request signal for hing				
9.3.2 Shadow Area	285	Changed							
		The BSC decodes A28 to A25 of the physical address and generates chip select signals that correspond to							
		•		•	A, and 6B.				
9.4.1 Common Control Register	291	Amended							
(CMNCR)		Bit	Initial						
		Bit Nam	e Value	R/W	Description				
		31 to —	All 0	R	Reserved				
		16			These bits are always read as 0. The write value should always be 0.				
		15	0	R	Reserved				
					This bit is always read as 0. The write value should always be 0.				



Item	Page	e Revision (See Manual for Details)					
9.4.2 CSn Space Bus Control	294	Changed					
Register (CSnBCR)		Bit	Bit Name	Description			
		30	IWW2	Idle Cycles between Write-Read Cycles			
		29	IWW1	and Write-Write Cycles			
		28	IWW0				
				000: No idle cycle			
				· · · · · · · ·			
9.4.3 CSn Space Wait Control		Adde	d				
Register (CSnWCR)		Bit	R/W	Description			
(1) Normal Space, Byte-Selection			R/W				
SRAM		9	R/W	Specify the number of wait cycles that are			
CSOWCR, CS6BWCR		8	R/W	necessary for read or write access.			
CS2WCR, CS3WCR		.7	R/W				
CS4WCR							
CS5AWCR							
CS5BWCR							
CS6AWCR							
CS4WCR		Adde	d				
CS5AWCR		Bit	Bit Name	Description			
CS5BWCR		18	R/W				
		17	R/W	Specify the number of cycles that are			
		16	R/W	necessary for write access.			
				000: The same cycles as WR3 to WR0			
				setting (read or write access wait)			



ltem	Page	e Revision (See Manual for Details)							
9.4.4 SDRAM Control Register	326	Amer	Amended						
(SDCR)			Bit	1					
		Bit	Name	R/W	Description				
		12		R	Reserved				
					This bit is always read as 0. The				
				-	write value should always be 0.				
		11	RFSH	R/W	Refresh Control				
					Specifies whether or not the refresh				
					operation of the SDRAM is				
					performed.				
					0: No refresh				
				<u>.</u>	1: Refresh				
9.5.5 SDRAM Interface		Delet	ed						
(10) Low-Frequency Mode									
9.5.7 Byte-Selection SRAM Interface	390	Changed							
Figure 9.34 Wait Timing for Byte-Selection SRAM (BAS = 1) (Software Wait Only)									
Figure 9.36 Example of	391	Chan	ged						
Connection with 16-Bit					64Kx16bit SRAM				
Data-Width Byte-Selection SRAM					SHAM A15 CS OE U015 IIO0 UB LB				
9.5.8 PCMCIA Interface	395	Chan	ged						
(1) Basic Timing for Memory Card Interface		mem betwe	ory card een the c	nterfa ommo	e memory space are used as an IC ce, the REG signal that switches n memory and attribute memory an I/O port.				



	Page	age Revision (See Manual for Details)					
Section 10 Direct Memory Access Controller (DMAC)	409	Changed		Pin			
10.2 Input/Output Pins		Channel	Name	Name	I/O		
Table 10.1 Pin Configuration		0	DMA transfer request	DREQ0	Input		
			DMA transfer request reception	DACK0	Output		
			DMA transfer end	TEND0	Output		
		1	DMA transfer request	DREQ1	Input		
			DMA transfer request reception	DACK1	Output		
			DMA transfer end	TEND1	Output		
Section 10 Direct Memory Access Controller (DMAC)	428	Added					
10.4.2 DMA Transfer Requests (3)		Transfer request signals comprise the transmit da empty transfer request and receive data full transfer request from the ADC set by CHCR0 to CHCR5 and SCIF0, SCIF1, MMC, USBF, SIM, SIOF0, SIOF1, an SDHI set by DMARS0/1/2, These conditions also apply to the SIOF1, MMC, USBF, SIM, SIOF0, SIOF and SDHI					
Table 10.18 Example of BSC	447	Amended					
Ordinary Memory Access (No Wait, Idle Cycle 1, Longword Access to 16-Bit Device)		, infortada	CKIO CHI TI TZ I TWU TT CKIO CHI TI TZ I TWU TT Address CSR CHI TI TZ I TWU TT CKIO CHI TI TZ I TWU TT Address CSR CHI TI TI TI TZ I TWU TT Address CSR CHI TI	is is			
Wait, Idle Cycle 1, Longword	448	Section 10.	Address	is is			



Item	Page	Revis	sion (See I	Manual for Details)	
Section 11 Clock Pulse Generator	453	Deleted				
(CPG)		+ Clo	cks fe	r spe	cific modulos gonoratod: In addition to	
11.1 Features		(U ¢), can	be g	, two other clocks, USBH/USBF clock- enerated for specific modules. U¢ is a m an external pin.	
Table 11.1 Pin Configuration	457	Amer	nded			
		Note:	mod	e cor	nt device malfunction, the value of the itrol pin is sampled only upon a reset.	
11.3 Clock Operating Modes	458	Chan	ged			
		Mode	2	4.00	he frequency of CKIO ranges from to 66.67 MHz, because the input clock ency ranges from 24.00 to 66.67 MHz.	
Section 11 Clock Pulse Generator	461	Chan	ged			
(CPG)		FR	QCR	is init	ialized by a power-on reset, but not	
11.4.1 Frequency Control Register (FRQCR)		FRQ		ains	ower-on reset at the WDT overflow. its value in a manual reset and in	
	461	Delet	ed			
		Bit	Bit N	ame	Description	
		15	PLL2	EN	PLL2 Enable	
					PLL2EN specifies whether make the PLL circuit 2 ON in clock operating mode 7.	
					When the PLL circuit 2 is necessary to-	
					output the USBH/USBF clock, PLL2EN	
					makes the circuit ON. The PLL circuit 2 is ON in non-clock operating mode 7	
					regardless of the PLL2EN setting.	
					0: PLL circuit 2 is OFF	
					1: PLL circuit 2 is ON	



Item	Page	Revi	sion (S	ee	Manual to	or Details)	
11.4.2 USBH/USBF Clock Control	464	Char	iged				
Register (UCLKCR)		Bit	Bit Nar	ne	Descriptio	on	
		7	USSCS	52	Source Cl	ock Select	
		6	USSCS	51	These bits	select the sour	ce clock.
		5	USSCS	50	000: Clock	<pre>stopped</pre>	
					001: Settir	ng prohibited	
					010: Settin	ng prohibited	
					011: Initial	value	
					the setting USB cryst		owever, change L_USB" or "111
						ng prohibited	
					110: EXTA	•	
					111.035	crystal resonate	
11.6 Usage Notes	466	Note	s 4 and	5 a	added.		
Section 13 Power-Down Modes	478	Char	ged				
13.1 Features					nsition		
Table 13.1 States of Power-Down		Mod	le 	Coi	nditions	Canceling Pro	ocedure
Modes		Soft Star mod	idby e	SLE inst with	ecute EEP In STBY bit STBCR set	1	(NMI, IRQ (edg RTC, TMU, PINT
13.2 Input/Output Pins	479	Char	iged				
Table 13.2 Pin Configuration		Pin	Name		Abb	reviation	I/O
		Stat	us 1 ou	tpu	It STA	TUS1	Output
		Stat	us 0 ou	tpu	It STA	TUS0	
		Chi	o active		CA		Input



Item	Page	Revision (See Manual for Details)					
13.3.5 Standby Control Register 5	486	Amended and notes added					
(STBCR5)		Bit Bit Name Description					
		7 — Reserved					
		This bit is always read as 0. The write value should always be 0.					
		6 MSTP56 Module Stop Bit 56					
		When the MSTP56 bit is set to 1, the supply of the clock to the SDHI is halted.					
		0: Clock supply to SDHI halted					
		1: SDHI operates					
		Note: On the models not having the SDHI, this bit is reserved and is always read as 0. The write value should always be 0.					
		2 MSTP52 Module Stop Bit 52					
		When the MSTP52 bit is set to 1, the supply of the clock to the SSL is halted.					
		0: SSL operates					
		1: Clock supply to SSL halted					
		Note: On the models not having the SSL, this bit is reserved. The write value should always be 1.					
13.5 Software Standby Mode	489,	Changed					
13.5.2 Canceling Software Standby Mode	490	Software standby mode is canceled by interrupts (NM IRQ (edge detection), RTC, TMU, and PINT) or a rese					
		(1) Canceling with Interrupt					
		The on-chip WDT can be used for hot starts. When the chip detects an NMI, IRQ (edge detection)* ¹ , RTC* ¹ , TMU* ¹ , or PINT* ¹ interrupt,					
		Notes: 1. Only when the RTC is used, software standby mode can be canceled by IRQ (edge detection), RTC, TMU, or PINT interrupt.					



Item	Page	Revision (See Manual for Details)					
13.8 Hardware Standby Mode	496	Deleted					
13.8.1 Transition to Hardware Standby Mode		After entering software standby mode by the SLEEP instruction, this LSI enters hardware standby mode by driving the CA pin low.					
Section 13 Power-Down Modes	498	Amended					
Figure 13.12 Timing When Power of Pins other than VCC_RTC and VCCQ_RTC is Off		RES STA Power supply other than Vcc_ and VccQ_RTC	TUS Normal ^{y3} Standby ³ Unde	ofined Reset	Normal*3 30 Boyc		
	544	0	Notes: *1 Reset: HH (STATUS1 = *2 Standby: LH (STATUS1 *3 Normal operation: LL (ST *4 Boye: Bus clock cycle	High, STATUS0 = High) = Low, STATUS0 = High) FATUS1 = Low, STATUS0 = L	.ow)		
Section 15 16-Bit Timer Pulse Unit (TPU)	514	Changed	N	D ' N			
15.2 Input/Output Pins		Channel		Pin Name	1/0		
Table 15.2 TPU Pin		0	TPU compare match output 0	TPU_TO0	Output		
Configurations		1	TPU compare match output 1	TPU_TO1	Output		
			2	TPU compare match output 2A	TPU_TO2	Output	
			TPU clock input 2A	TPU_TI2A	Input		
			TPU clock input 2B	TPU_TI2B	Input		
		3	TPU compare match output 3A	TPU_TO3	Output		
			TPU clock input 3A	TPU_TI3A	Input		
			TPU clock input 3B	TPU_TI3B	Input		
Section 15 16-Bit Timer Pulse	536	Amended					
Unit (TPU)		Conditions	of duty 0% and 1009	% are shown	below.		
15.4.4 PWM Modes		Duty	0%: The set value				
			(TGRA) is TC register(TGR		ne period		
		Duty	100%: The set value (TGRA) is 0.	e of the duty r	egister		



Item	Page	Revision (See Manual for Details)				
Section 18 Serial Communication	588	Changed				
Interface with FIFO (SCIF)		Channel	Pin Name	Abbreviation		
Table 18.1 Pin configuration		0	SCIF0_SCK	SCK		
			SCIF0_RxD	RxD		
			SCIF0_TxD	TxD		
			SCIF0_CTS	CTS*2		
			SCIF0_RTS	RTS* ²		
18.5 Interrupt Sources and DMAC	635	Changed				
		correspond activation of		, , ,		
Section 19 Infrared Data	640	Changed				
Association Module (IrDA)		Name	Pin Name	Abbreviation		
19.2 Input/Output Pins		IrDA receive	IrRX	IrRx		
Table 19.1 Pin Configuration		data				
		IrDA transmit data	IrTX	IrTx		
Section 19.3 Infrared Data Association Module (IrDA)	641	Added		24		
19.3.1 IrDA Mode Register (SCIMR)		Note: Recomm	nended value of Ir[JA		
Section 20 I ² C Bus Interface (IIC)	648	Changed				
20.2 Input/Output Pins		Name	Pin Name	Abbreviation		
Table 20.1 I ² C Bus Interface Pins		IIC clock	IIC_SCL	SCL		
		IIC data I/O	IIC_SDA	SDA		




Item	Page	Revision (See Manual for Details)					
20.3.5 I ² C Bus Status Register	656	Changed					
(ICSR)		Bit	Bit Name	Description			
		3	STOP	Stop Condition Detection Flag			
				[Setting conditions]			
				In master mode: when a stop			
				condition is detected after frame			
				transfer is completed			
				In slave mode: when a stop			
				condition is detected after the			
				address set in SAR matches the salve address that comes as the			
				first byte after the detection of a			
				start condition			
				[Clearing condition]			
				When 0 is written in STOP after			
				reading STOP = 1			
20.7 Usage Notes	677	Chan	ged				
			king the SO	e of the ninth clock is recognized by CLO bit in the I^2C bus control register 2			
Section 21 Serial I/O with FIFO	679	Delet	ed				
(SIOF)		This LSI includes a clock-synchronized serial I/O					
				FO (SIOF) that comprises two channels			
				porform corial communication with a- I interface bus (SPI).			
21.1 Features	679	SPI m	node delet	ed.			
21.2 Input/Output Pins	681	All de	scriptions	related to SPI mode deleted.			
Table 21.1 Pin Configuration							
21.3 Register Descriptions	682	SPI C	Control Reg	gister (SPICR) deleted.			



Item	Page	Revision (See Manual for Details)					
21.3.9 FIFO Control Register 701,	,	Char	Changed				
(SIFCTR)	702	Bit	Bit Name	Description			
		15	TFWM2				
		14	TFWM1	A transfer request to the transmit			
		13	TFWM0	FIFO is issued by the TDREQ bit in SISTR.			
				The transmit FIFO is always used as 16 stages of the FIFO regardless of these bit settings.			
		7	RFWM2				
		6	RFWM1	A transfer request to the receive			
		5	RFWM0	FIFO is issued by the RDREQ bit in SISTR.			
			- - - - - - - - - - - - - - - - - - -	The receive FIFO is always used as 16 stages of the FIFO regardless of these bit settings.			

21.4.7 Transmit and Receive Procedures



(1) Transmission in Master Mode



Item	Page	Revision (See Manual for Details)				
(2) Reception in Master Mode	722	Figure 21.10 replaced.				
		Cear the RSC bit in SCTTR to 0 Set the 9 Set the TSE bit in SCTTR to 0 Set the 10 Set the TSE bit in SCTTR to 0 Set the TSE bit in SCTR to 0 10 Set the VSEL bit is SIGC to 1 Set the VSEL bit is SIGC to 1 10 Set the VSEL bit is SIGC to 1 Set the VSEL bit is SIGC to 1 10 Set the VSEL bit is SIGC to 1 Set the VSEL bit is SIGC to 1 10 Set the VSEL bit is SIGC to 1 Set the VSEL bit is SIGC to 1 10 Set the VSEL bit is SIGC to 1 Set the VSEL bit is SIGC to 1 10 Set the VSEL bit is SIGC to 1 Set the VSEL bit is SIGC to 1 10 Set the VSEL bit is SIGC to 1 Set the VSEL bit is SIGC to 1 11 Set the VSEL bit is SIGC to 1 Set the VSEL bit is SIGC to 1 11 Set the VSEL bit is SIGC to 1 Set the VSEL bit is SIGC to 1 12 Set the setting SIGC to 1 Set the setting SIGC to 1 12 Set the setting SIGC to 1 Set the setting SIGC to 1				
Table 21.11 Transmit and Receive Reset	725	Added Note 1 to 4				
		Notes: Refer to the following procedure to operate the transmit reset/receive reset.				
		 Set the master clock source in peripheral clock. (Write 1 (master clock = Pf (peripheral clock)) to MSSEL bit in the SISCR register). 				
		 Set prescaler count value of the baud rate generator by1/1. (Write "00000" (division ratio= 1/1) to the BRPS bits 4 to 0 in SISCR register). 				
		3. Set division ratio in borate generator's output level by 1/1. (Write "111" (division ratio=1/1) to the BRDV bits 2 to 0 in SISCR register).				
		 Reset transmit/receive operation. (Write "1", to reset, to TXRST or RXRST bit in the SICTR register). 				
21.4 Operation		Deleted				
21.4.10 SPI Mode						
21.5 Usage Notes	734	Added				



Item	Page	ge Revision (See Manual for Details)						
Section 23 USB Pin Multiplex	757	Changed						
Controller		Name	Pin Name	I/O				
23.2 Input/Output Pins Table 23.3 Pin Configuration (Power Control Signal)		USB1 power enable/pull-up control pin	USB1_pwr_en/ USBF_UPLUP	Output				
		USB2 power enable pin	USB2_pwr_en	Output				
		USB1 overcurrent /monitor pin	USB1_ovr_current/ USBF_VBUS	Input				
		USB2 overcurrent pin	USB2_ovr_current	Input				
23.4 Examples of External Circuit	759	Changed						
23.4.1 Example of the Connection between USB Function Controller and Transceiver		The USBF_VBUS pin is USB1_ovr_current pin, of UTRCTL selects the	and writing 1 to bit 0 (
23.5 Usage Notes		Deleted						
23.5.3 Handling of USB Power Supply								
Section 24 USB Host Controller	765	Added						
(USBH)		Support 127 endpo	pints control in maximu	ım				
24.1 Features		Possible to use only the SDRAM area of a transmit data and discriptor.						



Item	Page	Revision (Se	e Manual for D	etails)			
24.2 Input/Output Pins	766	Amended					
Table 24.1 Pin Configuration		Pin Name	Pin Name	I/O	Function		
		USB1 power enable/pull-up control pin	USB1_pwr_en	Output	USB port 1 power enable control		
		USB2 power enable pin	USB2_pwr_en	Output	USB port 2 power enable control		
		USB1 overcurrent/m onitor pin	USB1_ovr_current/ USBF_VBUS	Input	USB port 1 over-current detect/ USB cable connection monitor pin		
		USB2 overcurrent pin	USB2_ovr_current	Input	USB port 2 over-current detect		
		USB external clock	EXTAL_USB	Input	Connect a crystal resonator for USB. Alternatively, an external clock (48 MHz) may be input for USB.		
		USB crystal	XTAL_USB	Output	Connect a crystal resonator for USB.		
24.7 Usage Notes	801	Note 1 chance	ed as below, an	d note :	2 added.		
		 When using the USB host controller, the bus clo (Bφ) must be set to 32 MHz or higher. The peripheral clock (Pφ) must also be set to a highe frequency than 13 MHz. 					
2. Usage notes on Resume operation	801	Section name changed					



Section 25 USB Function	803	Deleted									
Controller (USBF)		- Supports co	olf-powered-med	lo							
25.1 Features			·								
Section 25 USB Function Controller (USBF)	805	Changed Name	Pin Name	1/0	Function						
25.2 Input/Output Pins		USB1									
Table 25.1 Pin Configuration and Functions		USB1 USB1_ovr_current/ Input overcurrent/m onitor pin		mput	USB port 1 over-current detection/ USB cable connection monitor pin						
		USB external clock	EXTAL_USB	Input	Connect a crystal resonator for USB. Alternatively, an external clock (48 MHz) may be input for USB.						
		USB crystal	XTAL_USB	Output	Connect a crystal resonator for USB.						
		USB1 power enable/pull-up control pin	USB1_pwr_en/US BF_UPLUP	Output	USB port 1 power enable control/ Pull-up control outp pin						
		2P pin	USB2_P	₩ 0	Ð+						
		2M pin	USB2_M	₩ O	D_						
25.3 Register Description	808,	Amended									
25.3.1 Interrupt Flag Register 0 (IFR0)	810, 811,	810, 811,	810, 811,	810, 811,	25.3.1. The s	ame change has		planation in section been made to sections			
25.3.2 Interrupt Flag Register 1 (IFR1)	813, 815	 813, 25.3.2 to 25.3.5 815 When each flag is set to 1 and the interrup in the corresponding bit of IER0, an interru 									
25.3.3 Interrupt Flag Register 2 (IFR2)			o m the INT pin a								
25.3.4 Interrupt Flag Register 3 (IFR3)		•	~								
25.3.5 Interrupt Flag Register 4 (IFR4)											



ltem	Page	Revision (See Manual for Details)					
25.3.6 Interrupt Select Register 0 (ISR0) 25.3.7 Interrupt Select Register 1 (ISR1) 25.3.8 Interrupt Select Register 2 (ISR2)	816, 817, 818	Amended Shown below is the revised explanation in section 25.3.6 (above the table). The same change has been made to sections 25.3.7 to 25.3.10 (only the register names differ: ISR0 \rightarrow ISR1 to ISR4 and interrupt flag register 0 \rightarrow interrupt flag register 1 to 4).					
25.3.9 Interrupt Select Register 3 (ISR3)25.3.10 Interrupt Select Register 4 (ISR4)		ISR0 selects the interrupt requests to the INTC to be indicated in interrupt flag register 0. When a bit in ISR0 is cleared to 0, the corresponding interrupt is requested as a USBFI0 interrupt. When a bit is set to 1, the corresponding interrupt is requested as a USBFI1 interrupt. With the initial value, each of the interrupt source flags in the interrupt flag register 0 is selected a a USBFI0 interrupt.					
 25.3.11 Interrupt Enable Register 0 (IER0) 25.3.12 Interrupt Enable Register 1 (IER1) 25.3.13 Interrupt Enable Register 2 (IER2) 25.3.14 Interrupt Enable Register 3 (IER3) 25.3.15 Interrupt Enable Register 4 (IER4) 	818, 819, 820,	Changed Shown below is the revised explanation in section 25.3.11. The same change has been made to section 25.3.12 to 25.3.15 (only the register name differs: interrupt select register $0 \rightarrow$ interrupt select register 2^{-4}). When an interrupt flag is set to 1 while the corresponding bit of each interrupt is set to 1, the interrupt request set in the interrupt select register 0 issued.					
25.3.31 DMA Transfer Setting Register (DMA)	826	Corrected The USB1_pwr_en pin level can be controlled by the bir 2.					
25.3.36 Control Register 0 (CTLR0)	830	Bit Initial Bit Name value 2 0 R					
		This bit is always read as 0. The write value should always be 0.					



Item	Page	Revision (See Manual for Details)
25.5 EP4 Isochronous-Out Transfer	849, 890	All "INTN" in the figures changed to "Interrupt request".
Figure 25.14 EP4 Isochronous-Out Transfer Operation (SOF is Normal)		
Figure 25.15 EP4 Isochronous-Out Transfer Operation (SOF is Broken)		
25.6 EP5 Isochronous-In Transfer	852,	All "INTN" in the figures changed to "Interrupt request".
Figure 25.16 EP5 Isochronous-In Transfer Operation (SOF is Normal)	853	
Figure 25.17 EP5 Isochronous-In Transfer Operation (SOF in Broken)		
25.9 Usage Notes	861	Section 25.9.7 added.
25.9.7 Note on Clock Frequency		
Section 26 LCD Controller	863	Representations of the bus clock and peripheral clock are changed from Bck and Pck to $B\phi$ and $P\phi$, respectively.
26.1 Features	863	Corrected
		 Supports the selection of data formats (the endian setting for bytes, packed pixel method) by register settings.
26.3 Register Description	867	Added
26.3.1 LCDC Input Clock Register (LDICKR)		This LCDC can select the bus clock $(B\phi)$, the peripheral clock $(P\phi)$, or the external clock (LCD_CLK) as its operation clock source.
26.3.10 LCDC Horizontal	880	Deleted
Character Number Register		Notes:
(LDHCNR)		 The values set in HDCN and HTCN must satisfy the relationship of HTCN ≥ HDCN. Also, the total- numbor of charactors of HTCN must be an oven- numbor. (The set value will be an odd number, as it- is one loss than the actual number.)



Item	Page	Revision (See Manual for Details)						
Table 26.3 Limits on the	901	Changed						
Resolution of Rotated Displays, Burst Length, and Connected Memory (32-bit SDRAM)		Note: Set the data of the number of line specified as burst length that can be stored in address of SDRAM same as that of ROW.						
26.5 Clock and LCD Data Signal Examples		Figure 26.21 Clock and LCD Data Signal Example Color 12-Bit Data Bus Module) deleted.						
Section 27 A/D Converter	929	Amended						
27.1 Features		 High-speed conversion Minimum conversion time: 15 μs per channel (Pφ = 33 MHz operation) 						
27.2 Input Pins	931	Changed						
Table 27.1 Pin Configuration		Pin Name	Abbreviation	I/O	Function			
		Analog power supply pin	AVcc	Input	Analog power supply and reference voltage for A/D conversion			
		Analog ground pin	AVss	Input	Analog ground			
		ADC analog input pin 0	AN0	Input	Analog inputs			
		ADC analog input pin 1	AN1	Input				
		ADC analog input pin 2	AN2	Input	_			
		ADC analog input pin 3	AN3	Input				
		ADC external trigger pin	ADTRG	Input	External trigger input for starting A/D conversion			
27.3 Register Description	932	Added						
27.3.1 A/D Data Registers A to D (ADDRA to ADDRD)		Each ADDR is ir module standby			by a reset and the addy mode.			
27.3.2 A/D Control/Status	933	Added						
Registers (ADCSR)		ADCSR is initiali module standby						



Item	Page	Revision (See Manual for Details)
27.4 Operation	936	Steps 1 and 9 added; step 8 partially deleted.
27.4.1 Single Mode		1. Start the clock supply to the ADC module (clear the MSTP33 bit in STBCR3 to 0) to run the ADC module.
		8. Execution of the A/D interrupt handling routine ends. Then, when the ADST bit is set to 1, A/D conversion- starts and stops 2 to 7 are executed.
		9. Stop the clock supply to the ADC module (set the MSTP33 bit in STBCR3 to 1) to place the ADC in the module standby state.
27.4.2 Multi Mode	938	Steps 1 and 7 added (same as steps 1 and 9 above).
27.4.3 Scan Mode	940	Steps 1 and 8 added (same as steps 1 and 9 above); step 7 partially deleted and changed.
		7. Steps 3 to 5 are repeated as long as the ADST bit remains set to 1. When the ADST bit is cleared to 0, A/D conversion stops. After that, if the ADST bit is set to 1, A/D conversion starts again from the first-channel (AN0).
Table 27.3 A/D Conversion Time	943	Added
(Single Mode)		Note: Values in the table are numbers of states (tcyc) for $P\phi$.
27.7 Usage Notes	946	Added
27.7.1 Notes on A/D Conversion 27.7.2 Notes on A/D Conversion-End Interrupt and DMA Transfer	to 948	



Item	Page	Revision (See Manual for Details)
27.7.5 Setting Analog Input	949	Deleted
Voltage		Operating the chip in excess of the following voltage range may result in damage to chip reliability. <u>Analog Input Voltage Range:</u> During A/D conversion, the voltages (VANn) input to the analog input pins ANn should be in the range AV _{SS} \leq VANn \leq AV _{CC} (n = 0 to 3). The relationship between AV_{CC}, AV_{SS}-and V_{CC}Q, V_{SS}Q should satisfy V_{CC}Q = 0.3 V \leq AV_{CC} \leq V_{CC}Q + 0.3 V and AV_{SS} = V_{SS}Q. Even when the A/D converter is not used, make sure that AV_{CC} is connected to VecQ and AV_{SS}-is connected to VssQ.
Section 28 D/A Converter (DAC)		Deleted
28.5 Usage Note		
28.5.1 Handling of the Analog Power Supply Pins		
Section 29 PC card controller	959	Changed
(PCC)		When an address of 32 Mbytes or less is accessed,
29.1.1 PCMCIA Support		set 0 in POPA25. This bit does not affect access to
(1) Continuous 32-Mbyte Area Mode		attribute memory space or I/O memory space.
(2) Continuous 16-Mbyte Area	961	Changed and deleted
Mode		In the common memory space, set the PC card address in bit 2 (P0PA25) and bit 1 (P0PA24) of the general control register to access each address space of 16 Mbytes unit. By this operation, values are output to A25 and A24 pins, enabling an address space of more than 16 Mbytes specified by P0PA24 to be accessed (initial value: 0 for P0PA25).



Item	Page	e Revision (See Manual for Details)				
29.2 Input/Output Pins	962	Changed				
Table 29.2 PCC Pin Configuration		Pin Name	Abbreviation	I/O		
		PCC wait request	PCC_WAIT	Input		
		PCC 16-bit input/output	PCC_IOIS16	Input		
		PCC ready	PCC_RDY	Input		
		PCC battery detection 1	PCC_BVD1	Input		
		PCC battery detection 2	PCC_BVD2	Input		
		PCC card detection 1	PCC_CD1	Input		
		PCC card detection 2	PCC_CD2	Input		
		PCC voltage detection 1	PCC_VS1	Input		
		PCC voltage detection 2	PCC_VS2	Input		
		PCC space indication	PCC_REG	Output		
		PCC buffer control	PCC_DRV	Output		
		PCC reset	PCC_RESET	Output		
29.3 Register Description	963	Pin description changed				
		[Before change] \rightarrow [After	r change]			
		PCC_RDY (IREQ) -	→ RDY/ BSY			
		PCC_IOIS16 (WP) -	$\rightarrow WP$			
		$\overline{\text{PCC}_\text{VS2}} \to \overline{\text{VS2}}$				
		$\overline{\text{PCC}_\text{VS1}} \rightarrow \text{VS1}$				
		$\overline{\text{PCC}_\text{CD2}} \to \text{CD2}$				
		$\overline{\text{PCC}_\text{CD1}} \rightarrow \text{CD1}$				



29.3.1 Area 6 Interface Status	964	Amended					
Register (PCC0ISR)	904	Ame	Bit				
		Bit	Name	Description			
		7		PCC0 Ready			
			IREQ	The value on the RDY/BSY pin of the PC card connected to area 6 is read when the IC memory card interface is connected. The value of IREQ pin of the PC card connected to area 6 is read when the I/O card interface is connected. This bit cannot be written to.			
				0: Indicates that the value of RDY/BSY is 0 when the PC card connected to area 6 is an IC memory card interface type. The value of RDY/BSY is 0 when the PC card connected to area 6 is the I/O card interface type.			
				1: Indicates that the value of PCC_RDY (IREQ) is 1 when the PC card connected to area 6 is the IC memory card interface type. The value of PCC_RDY (IREQ) is 1 when the PC card connected to area 6 is the I/O card interface type.			
		6	P0MWP	PCC0 Write Protect			
				The value of WP of the PC card connected to area 6 is read when the IC memory card interface is connected. 0 is read when the I/O card interface is connected. This bit cannot be written to.			
				0: Indicates that the value of WP is 0 when the PC card connected to area 6 uses the IC memory card interface type. The value of bit 6 is always 0 when the PC card connected to area 6 is the I/O card interface type.			
				1: Indicates that the value of WP is 1 when the PC card connected to area 6 is the IC memory card interface type.			
29.3.1 Area 6 Interface Status	965	Char	nged				
Register (PCC0ISR)		Bit	Bit Name	Description			
		1	P0BVD	PCC0 Battery Voltage Detect 2 and 1			
		-	2/ P0SPK R	The values of BVD1 and BVD2 pin of the PC card connected to area 6 are read when the IC memory card interface is connected. The values of STSCHG			
		0	P0BVD 1/	and SPKR pin of the PC card connected to area 6 are read when the I/O card interface is connected. These bits cannot be written to.			
			P0STS CHG	(1) and (2) added			



Item	Page	Revision (See Manual for Details)			
29.5 Usage Notes	985	Changed			
(2) Pin Function Control and Card Type Switching		Also, the card status change register (PCCC must be cleared after the setting has been mad However, this restriction does not apply to the detection pins (CD1 and CD2).		en made.	
Section 30 SIM Card Module	989	Changed			
(SIM)		Name	Abbreviation	I/O	
30.2 Input/Output Pins		SIM data	SIM_D*	I/O	
Table 30.1 Pin Configuration		SIM clock	SIM_CLK	Output	
		SIM reset	SIM_RST	Output	
31.3.3 Response Type Register 1033 (RSPTYR) 1033 1033 1033		Changed RSPTYR specifies of CMDTYR. Bits RTY2 number of response are used to make ad Bit 6 changed to a re	2 to RTY0 are used bytes, and bits RT lditional settings.	to specify the	
		but checking th checking is not	RC by RTY4 and R ommand response le command respon performed for the onse in MMC mode	CRC error bit nse CRC. This CRC of the R2	



Table 31.2 Correspondence 1034		* deleted and note changed.							
between Commands and Settings 1035 of CMDTYR and RSPTYR	1035			RSP					
		CMI IND		6	5	4	2 to 0		
		CM	D2	*			101		
		CM	D3			*	100		
		CM	D4				000		
		CM	D7		1	*	100		
		CM	D9	<u>*</u>			101		
		CM	D10	*			101		
		Notes	s:						
31.3.4 Transfer Byte Number 103 Count Register (TBCR)	1036	Deleted This setting is ignored by the stream transfer command in MMC mode stream. Before executing a command with data read in the							
		comn Befor	nand in l e execu	MMC mo	ode strea	am. with data	read in the		
		comn Befor	nand in l e execu	MMC mo	ode strea	am. with data			
Count Register (TBCR)		comn Befor multil	nand in l e execu block tra Bit	MMC mo	ode strea ommand 6 or more	am. with data	read in the-		
Count Register (TBCR)		comn Befor multil	nand in e execu olock tra Bit Name	MMC mo ting a co nsfer, 10 Descrij	ode strea	am. with data	read in the-		
Count Register (TBCR)		comn Befor multil Bit	nand in e execu olock tra Bit Name	MMC mo ting a co nsfer, 10 Descrij Transfe Before	ode strea ommand 5 or more otion r data bl executin	am. with data bytes sh ock size g a comm	read in the hould be set.		
Count Register (TBCR)		comn Befor multil Bit 3	nand in re execu block tra Bit Name C3	MMC mo ting a co nsfer, 10 Descrij Transfe Before- transfer	ode strea ommand 5 or more otion r data bl executin ; 4 or me	am. with data bytes sh ock size g a comm ore bytes	read in the hould be set. hand with data should be set		
Count Register (TBCR)		comn Befor multil Bit 3 2	nand in e execu block tra Bit Name C3 C2	MMC mo ting a co nsfer, 10 Descrij Transfe Before transfor before. should	ode strea ommand 5 or more otion r data bl executin r, 4 or me Note the be set to perform	am. with data bytes sh ock size g a comm ore bytes at the C3 i 0000 wh	read in the hould be set.		
Count Register (TBCR)		comn Befor multil Bit 3 2 1	nand in re execu olock tra Bit Name C3 C2 C1	MMC mo ting a co nsfer, 10 Descrip Transfe Before transfer before should erase is	ode strea ommand 5 or more otion r data bl executin , 4 or me Note that be set to perform nd.	am. with data bytes sh ock size g a comm ore bytes at the C3 i 0000 wh	read in the hould be set. hand with data should be set to C0 bits en forcible		



Item	Page	Revi	sion	(See	Manua	I for Details)		
31.3.7 Response Registers 0 to 16 and D (RSPR0 to RSPR16 and RSPRD)	1040	Char	nged					
		Bit		Bit N	lame	Initial Value	R/W	
		7 to	5	_		All 0	—	
		4 to	0	RSP	RD	All 0	R/W	
31.3.14 Interrupt Status Registers 0 and 1 (INTSTR0 and INTSTR1)	1051	Ame	nded					
		Bit	Bit I	lame	Descri	ption		
		2	CRC	ERI	CRC E	rror Flag		
					[Setting	g condition]		
					or rece transm	a CRC error for co ive data, and CR ission data respo RCERIE = 1.		
					is chec		nd response, CRC Y4 in RSPTYR is	
					•	R2 command reacted; therefore, t	sponse, CRC is his flag is not set.	
					: [Clearir	ng condition]		
					Write 0	after reading CR	CERI = 1.	
								RC error occurs, equence by setting 1.
31.3.15 Transfer Clock Control	1053	Char	ged					
Register (CLKON)		CSEI	The 33-MHz pe CSEL3 to CSEL 16.5-Mbps trans			ld be set to 000)1 for a	
	1053	Char	nged					
		Bit	Bit I	lame	Descri	ption		
		7	CLK	ON	CLK 1: Outp		ck output from the lock from the	




Item	Page	Revision (See Manual for Details)				
31.3.19 DMA Control Register	1055	Restrictions added				
(DMACR)		Set this register before executing a multiblock transfer command (CMD18 or CMD25). Auto mode cannot be used for open-ended multiblock transfer.				
31.4 Operation	1059	Deleted				
31.4.1 Operations in MMC Mode		In this case, the transfer clock of CLKON should be-				
(1) Operation of Broadcast Commands		divided by 100 and the transfer clock frequency should be set sufficiently slow.				
		Corrected and deleted				
		The individual MMC compares its CID and data on the MMC_CMD, and if different, aborts CID output. A single MMC in which the CID can be entirely output enters the acknowledge state. When the R2 response is necessary, CTOCR should be set to H'01.				
(4) Operation of Commands	1062	Corrected				
without Data Transfer		For a command that is related to time-consuming processing such as flash memory write/erase, the MMC indicates the data busy state via the MMC_DAT.				
		 Whether the data busy state is entered or not is determined by the DTBUSY bit in CSTR 				
Figure 31.5 Example of Command Sequence for Commands without Data Transfer (with Data Busy State)	1064	Changed				



Item	Page	Revision (See Manual for Details)
(4) Operation of Commands without Data Transfer	1065	Changed
4) Operation of Commands vithout Data Transfer Figure 31.6 Operational Flowchart or Commands without Data Fransfer		Write 1 to DMDSTRT Write
(5) Commands with Read Data	1066	Changed
		• The end of the command sequence is detected by polling the BUSY flag in CSTR or by the data transfer end flag (DTI) or the multiblock transfer (pre-defined) end flag (BTI).
	1067	Added
		Note:In multiblock transfer, if you terminate the command sequence (by writing 1 in the CMDOFF bit) before the command response reception is completed (CRPI = 1), the command response cannot be received correctly. To receive a command response, continue the command sequence (by setting the RD_CONTI bit to 1) until the reception of the command response is completed.








Item	Page	Revision (See Manual for Details)
Figure 31.21 Operational Flowchart for Commands with Write Data (Pre-defined Multiblock Transfer) (1)	1085	Corrected
Figure 31.21 Operational Flowchart for Commands with Write Data (Pre-defined Multiblock Transfer) (2)		Corrected (arrow deleted)
31.5 Operations Using DMAC	1093	Corrected
Figure 31.25 Operational Flowchart for Read Sequence (Pre-defined Multiblock Transfer) (1)		Set the number of transfer blocks to TBNCR
Figure 31.27 Operational Flowchart for Pre-defined Multiblock Read Transfer in Auto Mode (1)	1096	Corrected
31.5.2 Operation of Write Sequence	1102	Changed
Figure 31.29 Operational Flowchart for Write Sequence (Open-ended Multiblock Transfer) (2)		Ves is not block writen? Write 1 to CMDOFF Write 1 to CMDOFF Write 1 to CMDOFF Write 1 to CMDOFF Execute CMD12 Execute CMD12 FIFO clear Command sequence eng







Item	Page	Revi	sion (See Mai	nual for Details)
Section 34 Pin Function Controller	1141	Adde	d	
(PFC)		Note:	The signals re	elated to the SDHI can be selected
			only on the m	odels that include them.
Table 34.1 Multiplexed Pins	1142,	Adde	d and change	d
	1144,		Port Function	
	1145	Port	(Related Module)	Other Function (Related Module)
		Е	PTE6 input (port)	AFE_RXIN input (AFEIF)/IIC_SCL input/output (IIC)
			PTE5 input (port)	AFE_RDET input (AFEIF)/IIC_SDA input/output (IIC)
		F	PTF0 input (port)	ADTRG input (ADC)
		т	PTT4 input/output (port)	SCIF0_CTS input (SCIF)/TPU_TO1 output (TPU)
			PTT3 input/output (port)	SCIF0_RTS output (SCIF)/TPU_TO0 output (TPU
			PTT2 input/output (port)	SCIF0_TxD output (SCIF)/IrTX output (IrDA)
			PTT1 input/output (port)	SCIF0_RxD input (SCIF)/IrRX input(IrDA)
			PTT0 input/output (port)	SCIF0_SCK input/output (SCIF)
		U	PTU4 input/output (port)	SIOF1_SYNC input/output (SIOF)/SD_DAT2 input/output (SDHI)
			PTU3 input/output (port)	SIOF1_MCLK input (SIOF)/SD_DAT1 input/output (SDHI)/ TPU_TI3B input (TPU)
			PTU2 input/output (port)	MMC_DAT input/output (MMC)/ SIOF1_TxD output (SIOF)/SD_DAT0 input/output (SDHI)/ TPU_TI3A input (TPU)
			PTU1 input/output (port)	MMC_CMD input/output (MMC)/ SIOF1_RxD input (SIOF)/SD_CMD input/output (SDHI)/ TPU_TI2B input (TPU)
			PTU0 input/output (port)	MMC_CLK output (MMC)/ SIOF1_SCK input/output (SIOF)/SD_CLK output (SDHI)/ TPU_TI2A input (TPU)



ltem	Page	Revis	sion (See N	lanual for Details)				
Table 34.1 Multiplexed Pins	1145	Added and changed						
		Port	Port Function (Related Modu	le) Other Function (Related Module)				
		V	PTV4 input/outp (port)	wit MMC_VDDON output (MMC)/SCIF1_CTS input (SCIF)/ LCD_VEPWC output (LCDC)/TPU_TO3 output (TPU)				
			PTV2 input/outp (port)	SIM_D input/output (SIM)/SCIF1_TxD output (SCIF)/SD_CD input (SDHI)				
			PTV1 input/outp (port)	SIM_RST output (SIM)/SCIF1_RxD input (SCIF)/ SD_WP input (SDHI)				
			PTV0 input/outp (port)	but SIM_CLK output (SIM)/SCIF1_SCK input/output (SCIF)/SD_DAT3 input/output (SDHI)				
34.1.6 Port F Control Register	1155	Chan	ged					
(PFCR)		Bit	Bit Name	Description				
		1	PF0MD1	PF0 Mode				
		0	PF0MD0	00: Other functions (See table 34.1.				
				01: Reserved				
				10: Port input (Pull-up MOS: On)				
				11: Port input (Pull-up MOS: Off)				



Item	Page	Revis	sion (See M	Manual for Details)
34.1.21 Pin Select Register C	1174,	Delet	ed and Am	ended
(PSELC)	1175 E	Bit	Bit Name	Description
		15	PSELC15	MMC_CLK/SIOF1_SCK/SD_CLK/TPU_T
		14	PSELC14	I2A Select as PTU0 Other Functions
				00: Select SIOF1_SCK
				01: Select TPU_TI2A
				10: Select MMC_CLK
				11: Select according to PSELB0 setting Reserved when PSELB0 = 0
				Select SD_CLK when PSELB0 = 1
		13	PSELC13	MMC_CMD/SIOF1_RxD/SD_CMD/TPU_
		12	PSELC12	TI2B Select as PTU1 Other Functions
				00: Select SIOF1_RxD
				01: Select TPU_TI2B
				10: Select MMC_CMD
				11: Select according to PSELB0 setting
				Reserved when PSELB0 = 0 Select SD_CMD when PSELB0 = 1
		11	PSELC11	SIM_RST/SCIF1_RxD/SD_WP Select as
		10	PSELC10	PTV1 Other Functions
				00: Select SCIF1_RxD
				01: Reserved
				10: Select SIM_RST
				11: Select according to PSELB0 setting Reserved when PSELB0 = 0
				Select SD_WP when PSELB0 = 1
		9	PSELC9	SIM_D/SCIF1_TxD/SD_CD Select as
		8	PSELC8	PTV2 Other Functions
				00: Select SCIF1_TxD
				01: Reserved
				10: Select SIM_D
				11: Select according to PSELB0 setting Reserved when PSELB0 = 0 Select SD_CD when PSELB0 = 1



34.1.22 Pin Select Register D	1176,	Amer	nded	
(PSELD)	1177			Description
		14	PSELD14	MMC_DAT/SIOF1_TxD/SD_DAT0/TPU
		14	PSELD13	TI3A Select as PTU2 Other Functions
		15	I SELDIS	: 00: Select SIOF1_TxD
				01: Select TPU_TI3A
				10: Select MMC_DAT
				11: Select according to PSELB0 setting
				Reserved when PSELB0 = 0
				Select SD_DAT0 when PSELB0 = 1
		10	PSELD10	SIOF1_MCLK/SD_DAT1/TPU_TI3B Select as PTU3 Other Functions
		9	PSELD9	00: Select SIOF1_MCLK
				01: Select TPU_TI3B
				10: Reserved
				: 11: Select according to PSELB0 setting
				Reserved when PSELB0 = 0
				Select SD_DAT1 when PSELB0 = 1
		6	PSELD6	SIOF1_SYNC/SD_DAT2 Select as
		5	PSELD5	PTU4 Other Functions
				00: Select SIOF1_SYNC
				01: Reserved
				11: Select according to PSELB0 setting
				Reserved when PSELB0 = 0
				Select SD_DAT2 when PSELB0 = 1
		2	PSELD2	SIM_CLK/SCIF1_SCK/SD_DAT3 Selec
		1	PSELD1	as PTV0 Other Functions
				00: Select SCIF1_SCK
				01: Reserved
				10: Select SIM_CLK
				11: Select according to PSELB0 setting Reserved when PSELB0 = 0
				Select SD_DAT3 when PSELB0 = 1



Item	Page	Revisio	n (See I	Manual	or Details	5)					
Section 35 I/O Ports	1187	Changed									
35.5 Port E Figure 35.5 Port E		Port		 PTE5 (input PTE4 (input PTE3 (input PTE2 (input PTE1 (input 		CL1 (output) CL2 (output) DON (output)					
35.5.2 Port E Data Register (PEDR)	1188 Added and changed Separate tables have been provided for condit 0 to 4 and n = 5 and 6.										
Table 35.5 Port E Data Register (PEDR) Read/Write Operations	4400		id n = 5	and 6.							
、 <i>,</i> •	1189	Deleted									
		PECR Sta PEnMD1	PEnMD0								
		0	θ	Pin State Other function	Read PEDR value	Write Value is written to PEDR, but does not affect pin					
			4	Reserved	_	state.					
		1	θ	Input- (Pull-up- MOS-on)	Pin state	Value is written to PEDR, but does not affect pin- state.					
			4	Input (Pull-up MOS off)	Pin state	Value is written to PEDR, but does not affect pin state.					
		Note: n	= 5 or 6								
35.6 Port F Figure 35.6 Port F	1190	Changed	Port F		PTF6 (input) / PTF5 (input) / PTF4 (input) / PTF2 (input) / PTF2 (input) / PTF1 (input) / PTF0 (input) /	DA0 (output) AN3 (input) AN2 (input) AN1 (input) AN0 (input)					
35.6.2 Port F Data Register (PFDR)	1191	PTF0. B to PTF0.	its PF6[When	DT to PF the funct	0DT corre	for pins PTF6 to spond to pins PTF6 eral input port, if the level is read					



Item	Page	Revision (Se	e Manu	al for Detai	ls)						
Table 35.6 Port F Data Register	1191	Changed									
Fable 35.6 Port F Data Register 1191 PFDR) Read/Write Operations 1191 35.16 Port T 1211 Figure 35.16 Port T 1211 Section 36 User Debugging nterface (H-UDI) 1220 36.3 Register Descriptions 1220	PFCR State										
		PFnMD1 PI	FnMD0	Pin State	Read	Write					
		0 1		Reserved	_	—					
35.16 Port T	1211	Changed									
Figure 35.16 Port I		Port T	PTT3 (input PTT2 (input PTT1 (input		RTS (output) TxD (output) RxD (input) /	IrRX (input)					
Section 36 User Debugging	1220	Added									
		ID registe	ər (SDID)							
36.3 Register Descriptions		Shift regi	ster								
36.3.3 Shift Register	1221	Added									
		Shift register i set in SDIR at		Ū.	The uppe	r 16-bits are					
		If shifted in, th of the 32-bit s				er the value					
36.3.4 Boundary Scan Register	1221	Changed									
(SDBSR)		SDBSR is a 4 for controlling		hift register,	located o	on the PAD,					



Item	Page	Revision (See Manual for Details)									
Table 36.3 Pins and Boundary	1222,	Chan	Changed								
Scan Register Bits	1225, 1226,	Bit	Pin Na	ame	I/O						
	1220,	395	RD/WF	2	OUT						
		389	WE1/D	QMLU/WE	OUT						
		354	RD/WF	ł	Control						
		348	WE1/D	QMLU/WE	Control						
		194	SCIF0_	_RxD/IrRX/PTT1	IN						
		193	SCIF0_	_TxD/IrTX/PTT2	IN						
		155	SCIF0_	_RxD/IrRX/PTT1	OUT						
		154	SCIF0_	_TxD/lrTX/PTT2	OUT						
		117	SCIF0_	_RxD/IrRX/PTT1	Control						
		116	SCIF0_	_TxD/lrTX/PTT2	Control						
36.3.5 ID Register (SDID)	1230	Delet	ed and cha	inged`							
		Bit	Bit Name	Description							
		31	DID31 to	Device ID31 to II	00						
		to 0	DID0	Device ID registe JTAG.	er that is stipulated by						
				H'002F200F (initial value) for this SH7720 Group.							
				H'002F2447 SH7721 Gro	7 (initial value) for this up.						
				Upper four bits m chip version.	hay be changed by the						
					nds to bits 31 to 16.						
					nds to bits 15 to 0.						



Item	Page	Revision (Se	ee Manua	I for De	tails)						
Section 37 List of Registers		1238, Amended and the following registers deleted:									
37.1 Register Addresses	1240, 1253	SPI control re SPI control re									
		Register Name	Abbreviati on	Number of Bits	Address	Module	Acces s Size				
		Interrupt request register 9	IRR9	8	H'A408 0028		8				
		Interrupt- request- register 10	I RR10	8	H'A408- 002A		₽				
		Interrupt request register 0	IRR0	8	H'A414 0004		8				
		SDRAM mode register	SDMR3	_	H'A4FD 5xxx		16				
		Port A data register	PADR	8	H'A405 0140	I/O port	8				
		Port B data register	PBDR	8	H'A405 0142		8				



37.2 Register Bits	1256	Amended ar			2 hac		1 dela	hote			
57.2 Register Dits	to 1288	Register Abbreviation	Bit 31/23/ 15/7	Bit	Bit 29/21/ 13/5	Bit	Bit	Bit	Bit 25/17/ 9/1	Bit 24/16/ 8/0	Modu INTC
			-	-	-	-	-	-	-	-	
		IPRH		PINTA				PINTB			
		IRR9	PCCIR	USBHIR	-	CMIR	_		USBFI0	_	
		IRR0	—	TMU_	IRQ5R	IRQ4R	IRQ3R	R IRQ2R	R IRQ1R	IRQ0R	-
		IRR1	_	SUNIR	_	_	DEI3R	DEI2R	DEI1R	DEI0R	-
		IRR2	_	_	_	SSLIR	_	_	_	LCDCIR	
		IPRD		-		-	TMU (1	rmu_su	N1)		
		CMNCR	—	BSD	_	MAP	BLOCK	DPRTY		DMAIW	BSC
		SDCR	_		DEEP	—	RFSH	RMODE	PDOWN	2 BACTV	-
		CVR	CNFV1	CNFV0	INTV1	INTV0	_	ALTV2	ALTV1	ALTV0	USBF
		CTLR0	_	_	_	RWUPS	RSME	-	ASCE	_	-
		TSRH	_	_	_	_	_	D10	D9	D8	-
		CMDTYR	_	TY6	TY5	TY4	TY3	TY2	TY1	TY0	ММС
		RSPTYR	_	-	RTY5	RTY4	RTY3	RTY2	RTY1	RTY0	-
		RSPR16	RSPR	RSPR	RSPR	RSPR	RSPR	RSPR	RSPR	RSPR	MMC
		RSPRD	167	166	165	164 RSPRD	163 RSPRD	162 RSPRD	161 RSPRD	160 RSPRD	-
		PACR	PA7MD	PA7MD	PA6MD	4 PA6MD	PA5MD	PA5MD	PA4MD	0 PA4MD	PFC
		PECR	1	0 	1 PE6MD	° —	1 PE5MD	0 —	1 PE4MD	0 PE4MD	•
				DEOLID	1	DEONE	1	DE 4140	1	0	
			1 1	0 0	PE2MD	0 0	1 1	0 0	PE0MD	0 0	
		PSELB	PSELB					PSELB	PSELB9	PSELB8	
			15	14	13	12	11			PSELB0	
			PA7DT	PA6DT		PA4DT	PA3DT	PA2DT	PA1DT	PSELBO	I/O po
		PADR PJDR	_		PJ5DT						



Item		Revision	-				-			
37.3 Register States in Each Operating Mode	1289 to	Amended	, and S	SPIC	R_0	and SI	PICR_	1 del	eted.	
	1304	Register Abbreviation	Power- Reset*		anual eset* ¹	Software Standby	Modul Stand		ер	Module
		IRR9	Initializ	ed In	itialized	Retained	_	Re	ained	INTC
		IRR10	Initializ	ed In	itializod	Retained	-	Re	ained	
		IRR0	Initializ	ed In	itialized	Retained	-	Re	ained	
		UCLKCR	Initializ	ed Re	etained	Retained	_	Re	ained	CPG
		MCLKCR	Initializ	ed Re	atained	Retained	-	Re	ained	
		FRQCR	Initializ	ed* ⁶ Re	etained	Retained	-	Re	ained	
		WTCNT	Initializ	ed* ⁶ Re	etained	Retained	_	Re	ained	WDT
		WTCSR	Initializ	ed* ⁶ Re	etained	Retained	_	Re	ained	-
		SCIMR	Initializ	ed In	itialized	Retained	Retain	ed Re	ained	IrDA (SC
		ADDRA	Initializ	ed Ini	itialized	Initialized	Initializ	ed Re	ained	ADC
		ADDRB	Initializ		itialized	Initialized	Initializ		ained	-
		ADDRC	Initialize		itialized	Initialized	Initializ		ained	-
		ADDRD	Initialize		itialized	Initialized	Initializ	_	ained	-
		ADCSR	Initializ		itialized	Initialized	Initializ		ained	-
		DADR0	Initializ		itialized	Retained	Retain		ained	DAC
		PADR	Initializ		etained	Retained			ained	I/O port
					clained	Retained		i te	anco	i/o poir
		5. 6.				e status of tl -on reset du				
Section 38 Electrical	1309,	Changed								
Characteristics	1310			Sym		_			Test	
38.3 DC Characteristics		Item		bol	Min.	Typ.		Unit		ditions
Table 38.4 DC Characteristics (1)		Analog (A/l D/A) powei		AV _{CC}	3.0	3.3	3.6	V		en not ir conne
[Common]		supply volta							to V _o	
		Analog US	В	AV_{CC}	3.0	3.3	3.6	V	Whe	en not ir
		power supp	oly	_USB						conne
		voltage							to V	_{cc} Q.
		Current	Norm	I _{CC}		230	300	mA	V _{cc}	= 1.5V
		consumpt							lφ = MHz	
		ion	opera tion			00	00			
				I _{cc} Q	_	60	80	mA	V _{cc} (V _{cc} (V	ຊ, ຊ1 = 3.3
									Βφ =	
									MHz	:



Item	Page	e Revision (See Manual for Details)								
Table 38.4 DC Characteristics	1311	Table title amended Added and deleted								
(2-a) [Except USB Transceiver, I ² C, ADC, and DAC Analog										
Related Pins]		Si Item ol			Min.	Тур.	Max.	Unit	Test Conditions	
		Input high voltage	PTF5 to PTF6	V _{IH}	2.2	_	AV _{CC} + 0.3	V		
			AN0/P TF1 to AN3/P TF4	_	2.0	_	AV _{CC} + 0.3	- V		
			Other input pins		2.2	_	V _{CC} Q + 0.3	v		
		Input low voltage	PTF5 to PTF6	VIL	-0.3	_	AV _{CC} > 0.2	< V		
			ANO/P TF1 to AN3/P TF4		-0.3	_	AV _{CC} > 0.2	< V		
			Other input pins		-0.3	_	$V_{CC}Q \times 0.2$	V		
Table 38.4 DC Characteristics (2-c) [USB Transceiver Related Pins]	1313	Notes: 2.	AV _{CC}	_USE	3 and	be su	tisfy thupplied	l betv	ndition V _C veen	
38.4.2 Control Signal Timing	1319	Changed								
Table 38.8 Control Signal Timing		ltem		S	ymbo	I	Min.		Unit	
		RESET width	P puls	e t _F	ESPW		20* ³		tcyc*2*4	
		RESET width	M puls	se t _F	ESPW		20* ³		tcyc* ² * ⁴	
38.4.3 AC Bus Timing	1322	Changed								
Table 38.9 Bus Timing		Conditior	ns: Clo	ock M	ode 0	Vcc	Q = 2.7	7 to 3	36V	



Item	Page	Revision (See Manual for Details)
Figures 38.14 to 38.19	1326 to 1331	The description of "Asynchronous" deleted from the figure title
38.4.6 SDRAM Timing	1349 to 1352	Figures 38.37 to 38.40 in Rev 2.00 removed
Figure 38.39 PCMCIA Memory Card Interface Bus Timing	1351	Changed
Figure 38.40 PCMCIA Memory Card Interface Bus Timing (TED[3:0] = B'0010, TEH[3:0] = B'0001, Software Wait 1, Hardware Wait 1)	1352	Changed
38.4.8 Peripheral Module Signal Timing Table 38.10 Peripheral Module Signal Timing	1355	Changed Conditions: $V_{CC}Q = 2.7$ to 3.6 V, $V_{CC}Q1 = 2.7$ to 3.6 V or 1.65 to 1.95 V, $V_{CC} = 1.4$ to 1.6 V, $AV_{CC} = 3.0$ to 3.6 V, Ta = -20 to 75°C
38.4.9 16-Bit Timer Pulse Unit (TPU) Table 38.11 16-Bit Timer Pulse Unit	1356	Changed Conditions: $V_{CC}Q = 2.7$ to 3.6 V, $V_{CC}Q1 = 2.7$ to 3.6 V or 1.65 to 1.95 V, $V_{CC} = 1.4$ to 1.6 V, $AV_{CC} = 3.0$ to 3.6 V, Ta = -20 to 75°C Note: * Peripheral clock (P ϕ) cycle.
38.4.10 RTC Signal Timing Table 38.12 RTC Signal Timing	1357	Changed Conditions: $V_{CC}Q = 2.7$ to 3.6 V, $V_{CC}Q1 = 2.7$ to 3.6 V or 1.65 to 1.95 V, $V_{CC} = 1.4$ to 1.6 V, $AV_{CC} = 3.0$ to 3.6 V, Ta = -20 to 75°C



Item	Page	Revision (See	evision (See Manual for Details)									
38.4.11 SCIF Module Signal	1358	Changed and deleted										
Timing Table 38.13 SCIF Module Signal Timing		Conditions: $V_{CC}Q = 2.7$ to 3.6 V, $V_{CC}Q1 = 2.7$ to 3.6 V 1.65 to 1.95 V, $V_{CC} = 1.4$ to 1.6 V, $AV_{CC} = 3.0$ to 3.6 V, Ta = -20 to 75°C										
		Module	Item		Symb ol	Min.						
		SCIF	RTS delay t	ime	t _{RTSD}	_						
			CTS setup t (Clock time)		t _{CTSS}	100						
			CTS hold tir time)	me <mark>(Clock</mark>	t _{CTSH}	100						
Figure 38.51 SCIF Input/Output Timing in Synchronous Mode	1359	Figure title am	ended									
8.4.13 SIOF Module Signal 1362 iming Table 38.15 SIOF Module Signal iming		Changed										
		Conditions: $V_{CC}Q = 2.7$ to 3.6 V, $V_{CC}Q1 = 2.7$ to 3.6 1.65 to 1.95 V, $V_{CC} = 1.4$ to 1.6 V, $AV_{CC} = 3.0$ to 3.6 Ta = -20 to 75°C										
38.4.14 AFEIF Module Signal	1365	Changed										
Timing Table 38.16 AFEIF Module Signal Timing		Conditions: $V_{CC}Q = 2.7$ to 3.6 V, $V_{CC}Q1 = 2.7$ to 3.6 V 1.65 to 1.95 V, $V_{CC} = 1.4$ to 1.6 V, $AV_{CC} = 3.0$ to 3.6 V, Ta = -20 to 75°C										
-		Note: t _{Pcyc} (Po).	is a cycle tim	e (ns) of a	a periphe	eral cloc						
			Changed and deleted									
38.4.15 USB Module Signal	1366	Changed and c	leleted									
Timing	1366	Changed and d	leleted Symbol	Min. Ma	x. Unit	Figure						
•	1366	•	Symbol k t _{FREQ}	Min. Ma 47.9 48.		Figure 38.60						
Timing Table 38.17 USB Module Clock	1366	Item EXTAL_USB cloc	Symbol k t _{FREQ}			-						
Timing Table 38.17 USB Module Clock	1366	Item EXTAL_USB cloc frequency (48 MH	Symbol k t _{FREQ} lz)	47.9 48.	1 MHz	-						



Item	Page	Revision (See Manual for Details)								
38.4.16 LCDC Module Signal	1368	Conditions added								
Timing Table 38.20 LCDC Module Signal Timing		Conditions: $V_{CC}Q = 2.7$ to 3.6 V, $V_{CC}Q1 = 2.7$ to 3.6 V or 1.65 to 1.95 V, $V_{CC} = 1.4$ to 1.6 V, $AV_{CC} = 3.0$ to 3.6 V, Ta = -20 to 75°C								
38.4.17 SIM Module Signal	1369	Changed								
Timing Table 38.21 SIM Module Signal Timing		Conditions: $V_{CC}Q =$ 1.65 to 1.95 V, $V_{CC} =$ Ta = -20 to 75°C								
		ltem	Symbol	Min.	Max.					
		SIM_CLK clock cycle	t _{SMCYC}	2 x tpcyc	16 х tрсус					
38.4.18 MMCIF Module Signal	1370	Changed								
Timing Table 38.22 MMCIF Module Signal Timing		Conditions: $V_{CC}Q =$ 1.65 to 1.95 V, $V_{CC} =$ Ta = -20 to 75°C								
38.4.19 H-UDI Related Pin Timing	1372	Conditions: VccQ =								
Table 38.23 H-UDI Related Pin Timing		2.7 to 3.6 V or 1.65 _PLL2 = Vcc_RTC = 3.0 to 3.6 V, Ta = -2								
Table 38.24 and 38.25	1374	Condition changed								
		[Before change] AV AVcc = 3.0 to 3.6 V	$cc = 3.3 \pm 0$	$.3V \rightarrow [After$	er change]					
38.7 AC Characteristic Test	1375	Changed								
Conditions		 Input pulse level: VccQ to VssQ, VccQ1 to VssQ1 								



Appendix A. Pin States Table A.1 Pin States	1377 to 1384	Change	d								
		Category									Handlin
		PLBG 0256GA-A	PLBG 0256KA-A					Hardwar Standby		e I/O	of Unus Pins
		A17		AN0/PTF1	z	Z/I	Z/Z	Z/Z	I/I		Pull-up
		B13	E16	USB2_pwr_en /PTH1	z	O/P	0/K	Z/Z	O/P	0/10	Pull-up
		B16	A17	USB2_M	Z* ²	L	z	z	1	10	Pull-dow
			A18		Z* ¹	Z*1		z			Open
		B18		USB1_M	Z* ¹	Z*1	z	Z	 I	10	Open
		C14		ADTRG/PTF0	V	I/P	Z/K	Z/Z	I/P	1/1	Open
		C16		USB2_P	Z* ²	L		z		10	Pull-dov
		C19	B20	USB1_ovr_current /USBF_VBUS				I/I	1/1	I/I	Pull-dov
		D17		USB1d_DMNS / PINT11/ AFE_RLYCNT /PCC_BVD2/ PTG3	Z	I/I/O/I/F	P I/I/O/Z/P	ZIZIZIZIZ	: I/I/O/I/P	1/1/0/1/10	O Pull-up
		H18	H17	SIM_RST/SCIF1_ RxD/ SD_WP/PTV1	Z	O/Z/I/P	Z/Z/Z/K	Z/Z/Z/Z	O/I/I/P	0/1/1/10	Pull-up
			L20	SCIF0_TxD/IrTX/P TT2	v	Z/Z/P	Z/Z/K	Z/Z/Z	0/0/P	0/0/10	Open
		L17	L21	SCIF0_RxD/lrRX/ PTT1	v	Z/Z/P	Z/Z/K	Z/Z/Z	I/I/P	I/I/IO	Open
		L18	M20	IRQ3/IRL3/PTP3	v	I/I/P	I/I/K	Z/Z/Z	I/I/P	I/I/IO	Open
		N18		AUDATA2/PTJ3	x						Open
		N19	N18	AUDATA1/PTJ2	x	O/P			0/P	0/10	Open
		N20		AUDATA3/PTJ4		O/P		Z/Z	0/P	0/10	Open
		P4	R5	Vss	_		_	_	_	_	
		P17	P21	Vcc	_	_	_	_	_		
		P18	R20	AUDATA0/PTJ1	х	O/P	0/К	Z/Z	O/P	0/10	Open
		P19	P18	AUDCK/PTJ6	v	0/P	0/K		0/P	0/10	Open
		P20	T17	VssQ			_				
		R1	P4	VccQ1		_	_				
		R2	T2	A11	0	0	oz	 Z	 Z	0	Open
		R3			0	0	oz	 Z	 Z	0	Open
		R4	R1		0			 Z	 z		Open



Item				See Manı			lansj				
Appendix	1384	Chan	ged								
A. Pin States	to 1387	Category									Handl of
Table A.1 Pin States	1001	PLBG 0256GA-A	PLBG 0256KA-/	A Pin Name				Hardware Standby		ie I/O	Unuse Pins
		R17	T20	AUDSYNC/PTJ0	x	O/P	0/К	Z/Z	O/P	0/10	Open
		R18	R21	ASEMD0	1	1	1	1	1	1	Pull-up
		R19	R18	TRST/PTL7	1	I/P	Z/K	Z/Z	I/P	I/IO	Pull-do
		R20	U17	VccQ	-	_	_	_	_	_	
		T1	T5	A16	0	0	oz	z	z	0	Open
		T2	V1	A6	0	0	oz	Z	z	0	Open
		Т3	V2	A5	0	0	OZ	Z	z	0	Open
		T4	T1	A12	0	0	OZ	z	z	0	Open
		T17	U20	TMS/PTL6	1	I/P	Z/K	Z/Z	I/P	I/IO	Pull-u
		T18	T18	TCK/PTL3	I	I/P	Z/K	Z/Z	I/P	I/IO	Pull-u
		T19	U21	PCC_RESET /PINT7/PTK3	v	O/I/P	O/I//P	Z/Z/Z	O/I//P	0/1/10	Open
		T20	V18	ASEBRKAK/PTJ5	V	O/P	0/К	Z/Z	O/P	0/10	Open
		U1	R4	VssQ1	_	_	_	_	_	_	
		U2	T4	A9	0	0	oz	z	z	0	Open
		U3	W1	A4	0	0	oz	Z	z	0	Open
		U4	AA3	A10	0	0	oz	Z	Z	0	Open
		U5	Y5	D11	Z	Z	Z	Z	Z	10	Pull-u
		U6	Y6	D8	Z	Z	Z	Z	z	10	Pull-u
		U19	V21	PCC_RDY/PINT6/ PTK2	v	I/I/P	Z/I/P	Z/Z/Z	I/I/P	I/I/IO	Open
		V15	Y19	DREQ0/PINT0 /PTM6	V	I/I/P	Z/I/P	Z/Z/Z	I/I/P	I/I/IO	Open
		V19	AA21	PCC_VS2/PINT5/ PTK1	v	I/I/P	Z/I/P	Z/Z/Z	I/I/P	I/I/IO	Open
		W2	AA2	A2	0	0	oz	z	z	0	Open
		W3	AA1	A1	0	0	oz	z	z	0	Open
		W19	Y21	PCC_VS1/PINT4/ PTK0	V	I/I/P	Z/I/P	Z/Z/Z	I/I/P	I/I/IO	Open



Item	Page	Revision (See Manual for Details)
Table A.1 Pin States	1388	Table notes changed and added.
		Notes: *1 The conditions for setting USB1_P and USB1_M to Z (open) are as follows:
		*2 After negation of RESETP, USB2_P and
		USB2_M go low after tens of EXTAL_USB clock cycles have been input.
Table A.1 Pin States	1389	Table legends deleted and added.
		B: Input buffer on, output buffer on
		X: Undefined
B. Product Lineup	1390, 1391	Table of product lineup replaced

