Date: Sep. 06, 2010

RENESAS TECHNICAL UPDATE

1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan Renesas Electronics Corporation

Product Category	MPU/MCU	Document No.	TN-SH7-A781A/E	Rev.	1.00	
Title	SH7450 Group, SH7451 Group Hardv Manual Errata Rev.A	Information Category	Technical Notification			
Applicable Product	SH7450 Group, SH7451 Group	Lot No.	Reference Document	SH7450 Group, SH7451 Group Hardware Manual REV.1.00 (REJ09B0454-0100))

Since we corrected the contents of "SH7450 group and SH7451 group hardware manual REV.1.00 (Publish in January, 2010)", we announce you.

Please use attached errata for "SH7450 group and SH7451 group hardware manual REV.1.00" in the case of use.

Appending Document: "SH7450 group and SH7451 group hardware manual REV.1.00" errata Rev.A ... 2 sheets.

Rev.	Page	Part		Contents
REV.A	11-1	Section 11 Address Space	Error	Figures 11.1 to 11.6 show this MCU address space. This MCU has a 32-bit (4-Gbyte) physical address space. Internal ROM, internal RAM (SHwyRAM), external address spaces are mapped onto the highest 512 Mbytes (H'0000 0000 to H'1FFF FFFF). IL memory, OL memory, and other internal resources are mapped onto the lowest
			Correction	512 Mbytes (H'E000 0000 to H'FFFF FFFF). Figures 11.1 to 11.6 show this MCU address space. This MCU has a 32-bit (4-Gbyte) physical address space. Internal ROM, internal RAM (SHwyRAM), external address spaces are mapped onto the lowest 512 Mbytes (H'0000 0000 to H'1FFF FFFF). IL memory, OL memory, and other internal resources are mapped onto the highes 512 Mbytes (H'E000 0000 to H'FFFF FFFF).
REV.A	38-4	Section 38 Electrical Characteristics 38.2 DC Characteristics	Error	Table 38.3 DC Characteristics - Input Level Voltage: When 5 V is Used Item Symbol Rating Unit Min. Typ. Max.
				Low level Pins EXTAL VIL 0 0.25 V input without Vcc voltage threshold value switching function
			Correction	Table 38.3 DC Characteristics - Input Level Voltage: When 5 V is Used Item
REV.A	38-14	Section 38 Electrical Characteristics 38.3 AC Characteristics 38.3.1 Power-On/Off Timing Correction	Error	Table 38.16 Power-On/Off Timing Item Symbol Min. Max. Unit Figures PVcc voltage at power off VCCL 0 1.0 V 38.4
			Correction	PVcc Pluvco Pluvco Voc Pluvco Voc Pluvco Voc min. Voc woltage at power off VCCL O 1.0 Voc min. PVcc voltage at power off VCCL O 1.0 Voc min. PVcc min. Voc min.

Rev.	Page	Part		Contents
REV.A	25-33	Section 25 12C Bus Interface 3 (IIC3) 25.8 Usage Notes 25.8.10	Add	25.8.10 regarding master receive mode of I2C-bus interface mode When stop condition generation or start condition regeneration overlaps with the falling edge of the ninth clock cycle of the SCL signal, an additional cycle is output after the ninth clock cycle. After a master receive operation is completed, confirm the falling edge of the ninth clock cycle of the SCL signal and generate a stop condition or regenerate a start condition. Confirm the falling edge of the ninth clock cycle of the SCL signal as follows: Confirm the SCLO bit in the ICCR2 register (SCL monitor flag) becomes 0 (SCL pin is low) after confirming the RDRF bit in the ICSR register (receive data register full flag) becomes 1.
REV.A	12-25	Section 12 ROM 12.6.3 FCU Command Usage Figure 12.10 Procedure for Transition to ROM Read Mode	Error Correction	Check the FRDY bit "1" ILGLERR, PRGERR, ERSERR = "0" Check the FRDY bit "0" "1" ILGLERR, PRGERR, ERSERR = "1" Check errors

Date: September 6, 2010