

RENESAS TECHNICAL UPDATE

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan
Renesas Electronics Corporation

Product Category	MPU/MCU		Document No.	TN-RZ*-A050A/E	Rev.	1.00
Title	RZ/T1 Group User's Manual: Hardware Collection for frequency of Trace clock output		Information Category	Technical Notification		
Applicable Product	RZ/T1 Group	Lot No.	Reference Document	RZ/T1 Group User's Manual: Hardware Rev1.40 R01UH0483EJ0140 Rev.1.40		
		All lots				

Incorrect description regarding frequency of trace clock output have been found.

This document describes corrections for the incorrect description.

1.Detail of a correction

No.	Page	Description										
1	224	[Current description] 7.1 Overview Table 7.2 Specifications of Clock Generation Circuit (Internal Clock) (2/2) <table border="1"> <thead> <tr> <th>Item</th> <th>Clock Source</th> <th>Supplied to</th> <th>Frequency</th> </tr> </thead> <tbody> <tr> <td>Trace interface clock (TCLK)</td> <td>Selected from frequency-dividing clocks for PLL0 or PLL1</td> <td>CoreSight TPIU</td> <td>150 MHz, 75 MHz</td> </tr> </tbody> </table>	Item	Clock Source	Supplied to	Frequency	Trace interface clock (TCLK)	Selected from frequency-dividing clocks for PLL0 or PLL1	CoreSight TPIU	150 MHz, 75 MHz		
		Item	Clock Source	Supplied to	Frequency							
Trace interface clock (TCLK)	Selected from frequency-dividing clocks for PLL0 or PLL1	CoreSight TPIU	150 MHz, 75 MHz									
[Correct description] 7.1 Overview Table 7.2 Specifications of Clock Generation Circuit (Internal Clock) (2/2) <table border="1"> <thead> <tr> <th>Item</th> <th>Clock Source</th> <th>Supplied to</th> <th>Frequency</th> </tr> </thead> <tbody> <tr> <td>Trace interface clock (TCLK)</td> <td>Selected from frequency-dividing clocks for PLL0 or PLL1</td> <td>CoreSight TPIU</td> <td>150 MHz, 75 MHz</td> </tr> </tbody> </table>	Item	Clock Source	Supplied to	Frequency	Trace interface clock (TCLK)	Selected from frequency-dividing clocks for PLL0 or PLL1	CoreSight TPIU	150 MHz, 75 MHz				
Item	Clock Source	Supplied to	Frequency									
Trace interface clock (TCLK)	Selected from frequency-dividing clocks for PLL0 or PLL1	CoreSight TPIU	150 MHz, 75 MHz									
2	229	[Current description] 7.2.1 System Clock Control Register (SCKCR) b20 <table border="1"> <thead> <tr> <th>Bit</th> <th>Symbol</th> <th>Bit Name</th> <th>Description</th> <th>R/W</th> </tr> </thead> <tbody> <tr> <td>b20</td> <td>TCLK</td> <td>Trace interface clock (TCLK)</td> <td>0: 150 MHz 1: 75 MHz</td> <td>R/W</td> </tr> </tbody> </table>	Bit	Symbol	Bit Name	Description	R/W	b20	TCLK	Trace interface clock (TCLK)	0: 150 MHz 1: 75 MHz	R/W
		Bit	Symbol	Bit Name	Description	R/W						
b20	TCLK	Trace interface clock (TCLK)	0: 150 MHz 1: 75 MHz	R/W								
[Correct description] 7.2.1 System Clock Control Register (SCKCR) b20 <table border="1"> <thead> <tr> <th>Bit</th> <th>Symbol</th> <th>Bit Name</th> <th>Description</th> <th>R/W</th> </tr> </thead> <tbody> <tr> <td>b20</td> <td>TCLK</td> <td>Trace interface clock (TCLK)</td> <td>0: Setting prohibited 1: 75 MHz</td> <td>R/W</td> </tr> </tbody> </table>	Bit	Symbol	Bit Name	Description	R/W	b20	TCLK	Trace interface clock (TCLK)	0: Setting prohibited 1: 75 MHz	R/W		
Bit	Symbol	Bit Name	Description	R/W								
b20	TCLK	Trace interface clock (TCLK)	0: Setting prohibited 1: 75 MHz	R/W								

3	268	<p>[Current description] 10.1 Overview Table 10.1 CoreSight Specifications</p> <table border="1"> <thead> <tr> <th data-bbox="272 248 624 282">Item</th> <th data-bbox="624 248 1479 282">Specifications</th> </tr> </thead> <tbody> <tr> <td data-bbox="272 282 624 394">Trace function</td> <td data-bbox="624 282 1479 394"> <ul style="list-style-type: none"> ● Trace port interface 8 bit x 150 Mbps (75 MHz or 37.5 MHz, DDR) trace data pin output Embedded Trace Buffer (ETB) 4KB ● SWV (Serial Wire Viewer) interface </td> </tr> </tbody> </table> <p>[Correct description] 10.1 Overview Table 10.1 CoreSight Specifications</p> <table border="1"> <thead> <tr> <th data-bbox="272 506 624 539">Item</th> <th data-bbox="624 506 1479 539">Specifications</th> </tr> </thead> <tbody> <tr> <td data-bbox="272 539 624 651">Trace function</td> <td data-bbox="624 539 1479 651"> <ul style="list-style-type: none"> ● Trace port interface 8 bit x 75 Mbps (75 MHz or 37.5 MHz, DDR) trace data pin output Embedded Trace Buffer (ETB) 4KB ● SWV (Serial Wire Viewer) interface </td> </tr> </tbody> </table>	Item	Specifications	Trace function	<ul style="list-style-type: none"> ● Trace port interface 8 bit x 150 Mbps (75 MHz or 37.5 MHz, DDR) trace data pin output Embedded Trace Buffer (ETB) 4KB ● SWV (Serial Wire Viewer) interface 	Item	Specifications	Trace function	<ul style="list-style-type: none"> ● Trace port interface 8 bit x 75 Mbps (75 MHz or 37.5 MHz, DDR) trace data pin output Embedded Trace Buffer (ETB) 4KB ● SWV (Serial Wire Viewer) interface
Item	Specifications									
Trace function	<ul style="list-style-type: none"> ● Trace port interface 8 bit x 150 Mbps (75 MHz or 37.5 MHz, DDR) trace data pin output Embedded Trace Buffer (ETB) 4KB ● SWV (Serial Wire Viewer) interface 									
Item	Specifications									
Trace function	<ul style="list-style-type: none"> ● Trace port interface 8 bit x 75 Mbps (75 MHz or 37.5 MHz, DDR) trace data pin output Embedded Trace Buffer (ETB) 4KB ● SWV (Serial Wire Viewer) interface 									
4	277	<p>[Current description] 10.3.3 Trace Port Interface As the output frequency of the TRACECLK pin, 75 MHz and 37.5 MHz (obtained by dividing the trace I/F clock (TCLK) by 2) can be set. For details, see section 7, Clock Generation Circuit.</p> <p>[Correct description] 10.3.3 Trace Port Interface As the output frequency of the TRACECLK pin, 75 MHz and 37.5 MHz (obtained by dividing the trace I/F clock (TCLK) by 2) can be set. For details, see section 7, Clock Generation Circuit.</p>								