Date: Mar. 28, 2018

RENESAS TECHNICAL UPDATE

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan
Renesas Electronics Corporation

Product Category	MPU/MCU		Document No.	TN-RZ*-A050A/E	Rev.	1.00
Title	RZ/T1 Group User's Manual: Hardware Collection for frequency of Trace clock output		Information Category	Technical Notification		
Applicable Product	RZ/T1 Group	Lot No. All lots	Reference Document	RZ/T1 Group User's Manual: Hardware Rev1.40 R01UH0483EJ0140 Rev.1.40		

Incorrect description regarding frequency of trace clock output have been found.

This document describes corrections for the incorrect description.

1.Detail of a correction

<table>
<tr><th>No.</th><th>Page</th><th>Description</th></tr>
<tr><td>1</td><td>224</td><td>[Current description]
7.1 Overview
Table 7.2 Specifications of Clock Generation Circuit (Internal Clock) (2/2)
<table>
<tr><th>Item</th><th>Clock Source</th><th>Supplied to</th><th>Frequency</th></tr>
<tr><td>Trace interface clock (TCLK)</td><td>Selected from frequency-dividing clocks for PLL0 or PLL1</td><td>CoreSight TPIU</td><td>150 MHz,
75 MHz</td></tr>
</table>
[Correct description]
7.1 Overview
Table 7.2 Specifications of Clock Generation Circuit (Internal Clock) (2/2)
<table>
<tr><th>Item</th><th>Clock Source</th><th>Supplied to</th><th>Frequency</th></tr>
<tr><td>Trace interface clock (TCLK)</td><td>Selected from frequency-dividing clocks for PLL0 or PLL1</td><td>CoreSight TPIU</td><td><s>150 MHz,</s>
75 MHz</td></tr>
</table></td></tr>
<tr><td>2</td><td>229</td><td>[Current description]
7.2.1 System Clock Control Register (SCKCR) b20
<table>
<tr><th>Bit</th><th>Symbol</th><th>Bit Name</th><th>Description</th><th>R/W</th></tr>
<tr><td>b20</td><td>TCLK</td><td>Trace interface clock (TCLK)</td><td>0: 150 MHz
1: 75 MHz</td><td>R/W</td></tr>
</table>
[Correct description]
7.2.1 System Clock Control Register (SCKCR) b20
<table>
<tr><th>Bit</th><th>Symbol</th><th>Bit Name</th><th>Description</th><th>R/W</th></tr>
<tr><td>b20</td><td>TCLK</td><td>Trace interface clock (TCLK)</td><td>0: Setting prohibited
1: 75 MHz</td><td>R/W</td></tr>
</table></td></tr>
</table>

<table>
<tr><td>3</td><td>268</td><td>[Current description]
10.1 Overview
Table 10.1 CoreSight Specifications
<table><tr><th>Item</th><th>Specifications</th></tr><tr><td>Trace function</td><td>● Trace port interface
8 bit x 150 Mbps (75 MHz or 37.5 MHz, DDR) trace data pin output
Embedded Trace Buffer (ETB) 4KB
● SWV (Serial Wire Viewer) interface</td></tr></table></td></tr>
<tr><td></td><td></td><td>[Correct description]
10.1 Overview
Table 10.1 CoreSight Specifications
<table><tr><th>Item</th><th>Specifications</th></tr><tr><td>Trace function</td><td>● Trace port interface
8 bit x 75 Mbps (<s>75 MHz or</s> 37.5 MHz, DDR) trace data pin output
Embedded Trace Buffer (ETB) 4KB
● SWV (Serial Wire Viewer) interface</td></tr></table></td></tr>
<tr><td>4</td><td>277</td><td>[Current description]
10.3.3 Trace Port Interface
As the output frequency of the TRACECLK pin, 75 MHz and 37.5 MHz (obtained by dividing the trace I/F clock (TCLK) by 2) can be set. For details, see section 7, Clock Generation Circuit.</td></tr>
<tr><td></td><td></td><td>[Correct description]
10.3.3 Trace Port Interface
As the output frequency of the TRACECLK pin, <s>75 MHz and</s> 37.5 MHz (obtained by dividing the trace I/F clock (TCLK) by 2) can be set. For details, see section 7, Clock Generation Circuit.</td></tr>
</table>