

RENESAS TECHNICAL UPDATE

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan
Renesas Electronics Corporation

| | | | | | | |
|--------------------|---|----------|----------------------|--|------|------|
| Product Category | MPU/MCU | | Document No. | TN-RZ*-A0107A/E | Rev. | 1.00 |
| Title | RZ/G2H, G2M V1.3, G2M V3.0, G2N and G2E Additional Descriptions for AP-System Core | | Information Category | Technical Notification | | |
| Applicable Product | RZ/G Series, 2nd Generation RZ/G2H RZ/G2M V1.3, V3.0 RZ/G2N, RZ/G2E | Lot No. | Reference Document | RZ/G Series, 2nd Generation User's Manual: Hardware Rev.1.10 (R01UH0808EJ0110) | | |
| | | All lots | | | | |

This technical update describes document correction of RZ/G Series, 2nd Generation product.

[Summary]

Additional Descriptions for Section 05.AP-System Core of RZ/G Series, 2nd Generation User's Manual: Hardware Rev.1.10.

[Priority level]

Importance: "Normal"

Urgency: "Normal"

[Product]

RZ/G2H

RZ/G2M V1.3, V3.0

RZ/G2N

RZ/G2E

[section number and title]

7. AP-System Core

“This is empty adjustment page to compare next Current (from) and Correction (to) on facing page. “

(By using two pages view of PDF readers this enables previously and prospectively view on odd and even pages.)

[Correction]

1. Section 7, Page 7-14, 7.3.2 Power-Up/Down Mechanism. Added explanation about reference for Appendix B.

Current (from):

In L2 shutdown mode, all power of CPUs and L2 in cluster is shut down. So contents of both L1s and L2 are not retained.

For details of Core standby mode and L2 shutdown mode, see section 13, Advanced Power Management Unit for AP-System Core (APMU).




Figure 7.4 Cortex-A57/Cortex-A53 CPU core power-on sequence




Figure 7.5 Cortex-A57/Cortex-A53 L2 power-on sequence

Correction (to):

In L2 shutdown mode, all power of CPUs and L2 in cluster is shut down. So contents of both L1s and L2 are not retained.

For details of Core standby mode and L2 shutdown mode, see section 13, Advanced Power Management Unit for AP-System Core (APMU).

For details of the power-on sequence (sequence of activation), see section Appendix B, Sequence of Activation for the RZ/G series, 2nd generation products.




Figure7.4 Cortex-A57/Cortex-A53 CPU core power-on sequence

Current (from):




Figure 7.6 Cortex-A57/Cortex-A53 CPU core power-off sequence




Figure 7.7 Cortex-A57/Cortex-A53 L2 power-off sequence

Correction (to):




Figure 7.5 Cortex-A57/Cortex-A53 L2 power-on sequence




Figure 7.6 Cortex-A57/Cortex-A53 CPU core power-off sequence

Current (from):

— (None)

Correction (to):




Figure 7.7 Cortex-A57/Cortex-A53 L2 power-off sequence

[Description]

Since there is an explanation for Power-up sequence in Appendix B, a reference to Appendix B has been added.

[Reason for Correction]

Lack of explanation

- End of Document -