

# RENESAS TECHNICAL UPDATE

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan  
Renesas Electronics Corporation

Product Category	MPU/MCU		Document No.	TN-RZ*-A027A/E	Rev.	1.00
Title	RZ/G Series User's Manual:Hardware Correction (EthernetAVB)		Information Category	Technical Notification		
Applicable Product	RZ/G Series RZ/G1H, M, N, and E	Lot No.	Reference Document	RZ/G Series User's Manual: Hardware Rev.1.00 (R01UH0543EJ0100)		
		All lots				

This technical update describes document correction for RZ/G Series.

## [Summary]

Correction of Register description about Bit2 and Bit3 in ECSIPR using EthernetAVB

## [Products]

RZ/G1H, M, N, and E

## [Note]

There is no specification change (Definition is cleared).

## [Additional Explanation]

(Following gray highlighted parts (abcd) are corrected or newly added.)

Section 37A EthernetAVB

## Description for updated registers

37A.2.51 E-MAC Interrupt Permission Register (ECSIPR)

Current (from):

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	MPDIP	ICDIP
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 2	—	All 0	R/W	Reserved These bits are read as 0. The write value should be 0.

Bit	Bit Name	Initial Value	R/W	Description
1	MPDIP	0	R/W	<p>Magic Packet™ Detect Interrupt Enable</p> <p>Setting this bit to 1 selects interrupt generation on setting of the Magic Packet™ detection bit (ECSR.MPD) in the E-MAC status register to 1.</p> <p>0: Interrupts on setting of the MPD bit is disabled.</p> <p>1: Interrupts on setting of the MPD bit is enabled.</p>
0	ICDIP	0	R/W	<p>Illegal Carrier Detect Interrupt Enable</p> <p>Setting this bit to 1 selects interrupt generation on setting of the illegal carrier detection bit (ECSR.ICD) in the E-MAC status register to 1.</p> <p>0: Interrupts on setting of the ICD bit is disabled.</p> <p>1: Interrupt on setting of the ICD bit is enabled.</p>

Correction (to):

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	—	—	—	—	—	—	—	—	—	—	—	—	PHYIM	LINKIM	MPDIP	ICDIP
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
31 to 4	—	All 0	R/W	<p>Reserved</p> <p>These bits are read as 0. The write value should be 0.</p>
3	PHYIM	0	R/W	<p>PHY Interrupt Mask</p> <p>Setting this bit to 1 selects interrupt generation on setting of the PHY interrupt terminal state bit (ECSR.PHYI) in the E-MAC status register to 1.</p> <p>0: Interrupts on setting of the PHYI bit is disabled.</p> <p>1: Interrupts on setting of the PHYI bit is enabled.</p>
2	LINKIM	0	R/W	<p>LINK Interrupt Mask</p> <p>Setting this bit to 1 selects interrupt generation on setting of the Link signal change bit (ECSR.LCHNG) in the E-MAC status register to 1.</p> <p>0: Interrupts on setting of the LCHNG bit is disabled.</p> <p>1: Interrupts on setting of the LCHNG bit is enabled.</p>
1	MPDIP	0	R/W	<p>Magic Packet™ Detect Interrupt Enable</p> <p>Setting this bit to 1 selects interrupt generation on setting of the Magic Packet™ detection bit (ECSR.MPD) in the E-MAC status register to 1.</p> <p>0: Interrupts on setting of the MPD bit is disabled.</p> <p>1: Interrupts on setting of the MPD bit is enabled.</p>
0	ICDIP	0	R/W	<p>Illegal Carrier Detect Interrupt Enable</p> <p>Setting this bit to 1 selects interrupt generation on setting of the illegal carrier detection bit (ECSR.ICD) in the E-MAC status register to 1.</p> <p>0: Interrupts on setting of the ICD bit is disabled.</p> <p>1: Interrupt on setting of the ICD bit is enabled.</p>

- end of document -