

RENESAS TECHNICAL UPDATE

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan
Renesas Electronics Corporation

Product Category	MPU/MCU	Document No.	TN-RX*-A0266A/E	Rev.	1.00
Title	Addition to the Electrical Characteristics for the RIICHS of the RX671 Group MCU Products			Information Category	
Applicable Product	RX671 Group	Lot No.	Reference Document	Technical Notification	
		All		RX671 Group User's Manual: Hardware Rev.1.10 (R01UH0899EJ0110)	

This document describes addition of specifications for the electrical characteristics of the RIICHS in the RX671 Group User's Manual: Hardware, Rev.1.10.

- Page 3012 of 3046

The characteristics of SCLHS output minimum high/low pulse widths are added to Table 56.49, RIICHS Timing (2) as follows. Some terms are also corrected.

Before correction

Table 56.49 RIICHS Timing (2)

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = VBATT = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, Ta = Topr

Item	Symbol	Min.*1	Max.	Unit	Test Conditions
RIICHS (Hs-mode) ICFER.HSME = 1	SCLHS input cycle time	tSCL	10(12) × tIICcyc + 80	—	ns
	SCLHS input high pulse width	tSCLH	5(6) × tIICcyc	—	ns
	SCLHS input low pulse width	tSCLL	5(6) × tIICcyc	—	ns
	SCLHS input rise time	tSrCL	—	80	Figure 56.87
	Cb = 400pF		—	40	
	SDAHS input rise time	tSrDA	—	160	
	Cb = 100pF		—	80	
	SCLHS input fall time	tSfCL	—	80	
	Cb = 400pF		—	40	
	SDAHS input fall time	tSfDA	—	160	
	Cb = 100pF		—	80	
	SCLHS, SDAHS input spike pulse removal time	tSP	0	1(1) × tIICcyc	
	SDAHS input bus free time	tBUF	5(6) × tIICcyc + 40	—	
	Start condition input hold time	tSTAH	tIICcyc + 40	—	
	Restart condition input setup time	tSTAS	40	—	
	Stop condition input setup time	tSTOS	40	—	
	Data input setup time	tSDAS	10	—	
	Data input hold time	tSDAH	0	150	
	Cb = 100pF		0	70	
SCLHS, SDAHS capacitive load		Cb*2	—	400	pF

After correction**Table 56.49 RIICHS Timing (2)**

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = V_{BATT} = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, T_a = T_{opr}

Item		Symbol	Min.*1	Typ.	Max.	Unit	Test Conditions	
RIICHS (Hs-mode) ICFER.HSME = 1	SCLHS input cycle time	t _{SCL}	10(12) × t _{IICcyc} + 80	—	—	ns	Figure 56.87	
	SCLHS input high pulse width	t _{SCLH}	5(6) × t _{IICcyc}	—	—	ns		
	SCLHS input low pulse width	t _{SCLL}	5(6) × t _{IICcyc}	—	—	ns		
	SCLHS input rise time C _b = 400pF	t _{SrCL}	—	—	80	ns		
	C _b = 100pF		—	—	40			
	SDAHS input rise time C _b = 400pF	t _{SrDA}	—	—	160	ns		
	C _b = 100pF		—	—	80			
	SCLHS input fall time C _b = 400pF	t _{SfCL}	—	—	80	ns		
	C _b = 100pF		—	—	40			
	SDAHS input fall time C _b = 400pF	t _{SfDA}	—	—	160	ns		
	C _b = 100pF		—	—	80			
	SCLHS, SDAHS input spike pulse removal time	t _{SP}	0	—	1(1) × t _{IICcyc}	ns	Figure 56.86	
	SDAHS input bus free time	t _{BUF}	5(6) × t _{IICcyc} + 40	—	—	ns		
	START condition input hold time	t _{STAH}	t _{IICcyc} + 40	—	—	ns	Figure 56.87	
	Repeated START condition input setup time	t _{STAS}	40	—	—	ns		
	STOP condition input setup time	t _{STOS}	40	—	—	ns		
	Data input setup time	t _{SDAS}	10	—	—	ns		
	Data input hold time C _b = 400pF	t _{SDAH}	0	—	150	ns		
	C _b = 100pF		0	—	70			
	SCLHS, SDAHS capacitive load	C _b *2	—	—	400	pF		
	SCLHS output minimum high pulse width C _b = 400pF	t _{SCLH(min)}	—	120	233	ns	ns	
	C _b = 100pF		—	60	150			
	SCLHS output minimum low pulse width C _b = 400pF	t _{SCLL(min)}	—	—	320	ns		
	C _b = 100pF		—	—	160			