# **RENESAS TECHNICAL UPDATE**

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan Renesas Electronics Corporation

Product Category	MPU/MCU		Document No.	TN-RH8-B0246B/E	Rev.	2.00
Title	RH850/C1M-A1, RH850/C1M-A2 User's Mar Hardware Rev.1.20 Errata	Information Category	Technical Notification			
Applicable Product	RH850/C1M-A1 RH850/C1M-A2	Lot No.	Reference Document	Refer to the below		

#### 1. Explanation

This document is errata of RH850/C1M-A1, RH850/C1M-A2 User's Manual Hardware Rev.1.20.

No.1 to No.15 have already been notified on the previous edition of TN-RH8-B0246A/E.

No.16 to No.53 are additional items.

### [Reference Documents]

Series	Series	Series	Rev.	Document No
RH850	C1M-A1, C1M-A2	RH850/C1M-A1, RH850/C1M-A2 User's Manual: Hardware	1.20	R01UH0607EJ0120



# RENESAS TECHNICAL UPDATE TN-RH8-B0246B/E

No.	PDF page	Section	Chapter title				Error			
	(Rev.1.20)		(Chart title)							
1	285	Interrupt	Figure 6.1 Example of External Interrupt		~ ~					
			Processing Flow		N	+				
					Edg	ge detection or	Edge detection			
					le	vel detection?				
						Level				
						detection		↓ I		
					Inte	rrupt processing	7 F	Interrupt processi	ing	
					L					
						Ţ		$\checkmark$		
						s the IRQn pin		Write 1 to the		
					$\sim$	negated? (n: 0 to 7)	>ײ וײ	(INSTC, IRQnC bit ( to clear the exter	rnal	
						V V		interrupt status	s	
						'↓				
						Return from	7 —	Dummy-read	1	
					inte	errupt Instruction		the EXINTSTR.IRC (n: 0 to 7)	QnF bit	
								Ļ		
						I	Г			
2	2531	ADCC	27.4.7.3 Wiring-Break	27 4 7 3 Wiring-Brea	k Detection Self-Dia	gnosis Circuit F	Function			27.
	2001	1000	Detection Self-	_	detect a wiring-brea	-		ition.		Thi
			Diagnosis Circuit						rol register (ADCCnODCR	If a
			Function		ertorm A/D conversi ring-break is present.		ersion result atte	enuates to appro>	kimately 0 V, you can	pul
3	2537	ADCC	27.5.5 Procedure for Setting Wiring-Break		r Setting Wiring-Brea ion is a facility for de			oth pull-down and	d pull-up methods are used for	27. Wir
			Detection Self-	-	own method, if a wirin					pul
			Diagnosis						that a wiring-break has been	In p
									booted to approximately preak has been detected.	whi up
										det
4	2538	ADCC	Figure 27.28 Flow of	1						
			Wiring-Break Detection Self-		Wiring-break detection self-d	iagnosis start				
			Diagnostic Settings		Assign the target pin (AN0pq) to virtue • Specify an arbitrary physical channe • Set PDE to 1 <sub>µ</sub> and PUE to 0 <sub>µ</sub> .	al channel 0. I (e.g.: p = 0, q = 0) ADCC0VCR0	D			
					Assign the target pin (AN0pq) to virtu: • Specify the physical channel which I as channel 0. • Set PDE to b <sub>H</sub> and PUE to 1 <sub>H</sub> .	al channel 1. has been assigned ADCC0VCR1	ı			
					Assign the target pin (AN0pq) to virte	isl channel ?				
					<ul> <li>Specify the physical channel which as channel 0.</li> <li>Set PDE to 0<sub>H</sub> and PUE to 0<sub>H</sub>.</li> </ul>	has been assigned ADCC0VCR2	2			
					Assign virtual channels 0 to	2 to SG0. ADCC0SGVC ADCC0SGVC	CSP0 = 00 <sub>H</sub>			
					Allow wiring-break detection	self-diagnosis. ADCC00DCF	R.ODDE - 18			
					Start A/D conversion (SV	V trigger). ADCC0SGST	TCR0 = 01 <sub>H</sub>			
					Compare the conversion res					
					diagnostic voltage and make Detection of a wiring-break or short-circuit company uitual drannel () (pul-loom) an 1 (pul-up), and virtual channel 1 (pul-up) channel 2 (the result of successful AD con	is judged by d virtual channel				
					channel 2 (the result of successful AD com	version) by the CPU.				
					A/D conversion stop s					
						* See the figure of "Flow of A/D Co	onversion Stop Settings .			
					NO Is all self-diagnosis co for targeted pins	>				
					YES					
					Wiring-break detection self-o	liagnosis end				
				Note: Perfor	m wiring-break detection self-diagnosis o	on each pin one by one.				
				Figure 27.28	Flow of Wiring-Break Detection Self-Dia	gnostic Settings				
					-					
5	2649	Functional Safety	Table 29.66 List of ECC Modules							
		Salety	ECC Modules	Table 29.66	List of ECC Modules					
							ECC Module Names	and Register Base Add	dresses	
						Mas	ster Side*1	Che	cker Side*1	
				Supported Perip	heral Function	Module Name	Base Address <base_addr></base_addr>	Module Name	Base Address <base_addr></base_addr>	
				RS-CANFD	Message buffer RAM	E7RC1M	FFC71000 <sub>H</sub>	E7RC1C	FFC71200 <sub>H</sub>	
					(MB RAM)					
					Acceptance filter list RAM (AFL RAM)	E7RC2M	FFC71400 <sub>H</sub>	E7RC2C	FFC71600 <sub>H</sub>	
				CSIH	CSIH0	E7CS0M	FFC70000 <sub>H</sub>	E7CS0C	FFC70200 <sub>H</sub>	
					CSIH1	E7CS1M	FFC70400 <sub>H</sub>	E7CS1C	FFC70600 <sub>H</sub>	
					CSIH2	E7CS2M	FFC70800 <sub>H</sub>	E7CS1C	FFC70A00 <sub>H</sub>	
				Note 1. Two mo	odules (one for master and t	he other for checker	) are provided for dup	olex configuration.		
1										

	Correct		Change reason	Notice situation	Note
	Is the IRQn pin negated? (n: 0 to 7) Y Return from	Write 1 to the STC IRQnC bit (n: 0 to 7) to clear the external interrupt status	Writing Error		
27.4.7.3 Wiring-Break Detection Self-Dia This is a function to detect a wiring-brea If a wiring break exists the result of conv pull-up method.	ak in a pin due to solder separatio	on. to AnVSS or AnVCC due to pull-down or	Writing Error	_	_
pull-up resistor is connected for samplin In pull-down method, if a wiring-break oc	etecting wiring breaks in ANI. In way of the sample-and-hold circuits occurs, the result of the AD convert Therefore, the user can judge the result of the AD conversion is bo		, Writing	_	_
Asign the targe • specify an att • specify the ph • specify the ph • set PDE to D. Asign the targe • set PDE to D. Asign the targe • set PDE to D. Asign the targe • set PDE to D. Asign view Asign vi	ADCC05GSVCSP9 = 00, ADCC05GSVCSP9 = 00, ADCC05GSVCSP9 = 00, ADCC05GSVCEP8 = 02, ADCC05GSVCEP8 = 02, ADCC05GSVCEP8 = 02, ADCC05GSVCEP8 = 01, ADCC05GSTCR9 = 01, ADCC05	s.	Writing Error		
Table 29.66       List of ECC Modules         Supported Peripheral Function         RS-CANFD       Message buffer RAM (MB RAM)         Acceptance filter list RAM (AFL RAM)         CSIH       CSIH0         CSIH1       CSIH2         Note 1.       Two modules (one for master and the	Master Side*1           Base Address           Module Name         Base_addr>           E7RC1M         FFC71000 <sub>H</sub> E7RC2M         FFC71400 <sub>H</sub> E7CS0M         FFC70000 <sub>H</sub> E7CS1M         FFC70400 <sub>H</sub> E7CS2M         FFC70800 <sub>H</sub>	Addresses         Checker Side*1         Base Address         Module Name       >base_addr>         E7RC1C       FFC71200 <sub>H</sub> E7RC2C       FFC71600 <sub>H</sub> E7CS0C       FFC70200 <sub>H</sub> E7CS1C       FFC70600 <sub>H</sub> E7CS2C       FFC70A00 <sub>H</sub> E7CS2C       FFC70A00 <sub>H</sub>	Writing Error		
CSIH2	E7CS2M FFC70800 <sub>H</sub>	E7CS2C FFC70A00 <sub>H</sub>			

No.	PDF page (Rev.1.20)	Section	Chapter title (Chart title)	Error	Correct	Change reason	Notice situation Note
6	2895	Appendix A Package	QFP176 (standard)	•QFP176 (standard) •QFP176 (sta	dard)		TN-RH8-B163A/E -
		Dimensions		JEITA Package Code     RENESAS Code     Previous Code     MASS[Typ.]       P-LFQFP176-24x24-0.50     PLQP0176KB-A     176P6Q-A/FP-176E/FP-176EV     1.8g	kage Code         RENESAS Code         Previous Code         MASS[Typ.]           6-24x24-0.50         PLQP0176KB-A         176P6Q-A/FP-176E/FP-176EV         1.8g		
						Description Change	
7	2710	Functional Safety	Table 29.103 ERRSLVxxADDR Register Contents	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		Description Change	TN-RH8-B0193A/E 
	2670	Functional Safety	29.3 Lockstep	none 29.3.3 Usage N	otes		TN-RH8-B0183C/E -
8				compare error Even if the bra be occurred b by subsequent ● Insert the language. Whe	ter with a value that is undefined after a reset without initializing the register may lead to a lock step Accordingly, such registers must be initialized with the desired settings. Inch instruction and the subsequent instruction is issued in parallel, the lock step compare error might undefined register after the reset. It should be applied as specified below until the register which refer instruction is initialized in case of branching in the preceding instruction. YNCI instruction or the RIE instruction following the branch instruction.(It has to be added by assembler C language is used, it could be optimized.) ch instructions: Bcond except BR, JARL, JMP		
	247	Operating Mode	Table 5.1 Selection of Operating Mode	Table 5.1     Selection of Operating Mode     Table 5.1	Selection of Operating Mode		
					Value Set in the Option       Set in the Pin     Byte Register 0       Operating     Startup		
				MD1       MD0       FLMODE       STMSEL1       STMSEL0       Mode       Area       Type of IF*1       Remark       MD1*2       MD1*2	D0 FLMODE STMSEL1 STMSEL0 Mode Area Type of IF*1 Remark		
				0     0     0     0     1     User boot mode     User boot mode     User boot area     the option byte area.     available.       0     0     0     1     User boot mode     User boot area     For details, see     Section 35.9.2     0       0     0     0     1     User boot mode     User boot area     For details, see     Section 35.9.2     0       0     0     0     1     User boot mode     Byte 2 Register.     0     0	0     0     0     User boot mode     User area mode     The interface can be selected by OPBT2 in the option byte area.     On-chip debug is available.       0     0     1     User boot mode     User boot area     For details, see Section 35.9.2 OPBT2 — Option Byte 2 Register.     On-chip debug is available.		
				0     0     1     X     Serial programmi ng mode     Boot area     Writer I/F (2-line UART)     Serial programming is available.	0 1 X Serial Boot area Writer I/F (2-line Serial programming is available.	Additional	
9				0     0     1     X     X     Boundary scan is scan mode     JTAG     Boundary scan is available.	1 X X Boundary — JTAG Boundary scan is	Description	
				0     1     0     X     X     Serial programmi ng mode     Boot area     Writer I/F (2-line UART)     Serial programming is available.     0     1	0 X X Serial programmi Boot area Writer I/F (2-line UART) Serial programming is available.		
				0     1     1     X     X     Serial programmi ng mode     Boot area     Writer I/F (3-line clock synchronous connection)     Serial programming is available.     0     1	Image: ng mode     ng mode       1     X     X       Serial programmi programmi     Boot area programmi synchronous		
				Note: X = Don't care	ng mode connection)		
				Note 1. See Section 2.4.3, Pin State for the functions and states of pins when each interface is selected. Note 1. See	Section 2.4.3, Pin State for the functions and states of pins when each interface is selected. s input low level to MD1.		
	2795	On-Chip Debugging	Table 34.2 I/O Pins of AUDR	Table 34.2     I/O Pins of AUDR     Table 34.2	I/O Pins of AUDR		TN-RH8-B0228A/E -
		Unit (OCD)		Pin Name I/O Description Pin Name	I/O Description		
10				AUDRST       Input       AUDR reset input pin       AUDRST         Inputting L to this pin resets the AUDR, but it does not initialize the AUDISR, AUDMBR and AUDMBRC (described below).       AUDRST         When this pin is not connected, it is internally pulled-down.       When this pin is not connected, it is internally pulled-down.		Description Change	
					CAUTION: AUDR is initialized when this pin is Low and AUDCK is input for a fixed number of cycles, but it does not initialize the AUDISR, AUDMBR and AUDMBRC (described below). Refer to Section 34.4.4.3, Usage Notes on the AUDR Function and Section 39, Electrical Characteristics for the number of cycles required for initialization.		

NL.		Castian	Observations title	<b>F</b> ance
No.	PDF page (Rev.1.20)	Section	Chapter title (Chart title)	Error
11	2807	On-Chip Debugging Unit (OCD)	34.4.4.3 Usage Notes on the AUDR Function	<ul> <li>34.4.4.3 Usage Notes on the AUDR Function</li> <li>Do not negate the AUDSYNC pin until one cycle of AUDCK has elapsed after a command is input to the AUDATA pin and the Ready flag has been returned.</li> <li>When uninitialized memory is accessed through the AUDR, a bus error may occur due to ECC error detection.</li> </ul>
12	2808	On-Chip Debugging Unit (OCD)	34.5 Cautions on Using On-Chip Debugger	none
13	2867	Electrical Characteristic s	Figure 39.5 Control Signal Timing	RESET     Implify the second sec

Correct	Change	Notice situation	Note
	reason		
Power supply       It can not be accessed until the internal reset state is released.         RESET       When turning on the power.         AUDRST       Input AUDCK more than 2 cycles after releasing AUDRST, and set AUDSYNC = L.         AUDCK       Input AUDCK more than 5 cycles         Input AUDRST = L and AUDCK more than 5 cycles       Input AUDRST = L and AUDCK more than 5 cycles         Figure 34.xx       Timings from power on to data transfer	Description Change	TN-RH8-B0228A/E	
) Handling of /DCUTRSTpin at power on at the /DCUTRSTpin to the low level at power on, regardless of whether on-chip debugging is used.	Additional Description	_	-
	Writing Error	_	_

|          | ectrical      |   |   |   |   |   
   
   |   
   |   |   |  |  
  | Correct  |  |  | Change<br>reason  | Notice situation  
   |   |
|----------|---------------|---|---|---|---
--
---
--
---|---|---|--
---|--|--|--|---
---|---|
| S        | naracteristic | Table 39.30 AUD RAM<br>Monitor Timing     |   | ID RAM Monitor Timing<br>40°C to 150°C, CL = 30 pF  |   |   
   
   |   
   |   |   | JD RAM Monitor Timir<br>- 40°C to 150°C, CL = 30   | -  
  |  |  |  |   | -   
   | -   |
|          |               |   | Item  |   |   | Symbol Min.   
   
   | Max.  
   | Unit  | Item  |  |  
  | Symbol Min.  |  | Max. Unit  |   |   
   |   |
|          |               |   |   | monitor mode)   |   |   
   
   |   
   | ns  |   | (monitor mode)   |  
  |  |  | — ns   | -   |   
   |   |
|          |               |   |   |   |   |   
   
   | CKMcyc —  
   | ns  |   |  |  
  |  | UCKMcyc  | — ns   | -   |   
   |   |
|          |               |   |   |   |   | tAUCKML 0.4 × tAU   
   
   | CKMcyc —  
   | ns  |   |  |  
  | tAUCKML 0.4 × tAU  | UCKMcyc  | — ns   | -   |   
   |   |
|          |               |   | AUDRST setup tin  | ne (monitor mode, vs. AUD   | OCK†)   | tAURSTMS 30   
   
   | _   
   | ns  | AUDRST setup ti                                     | me (monitor mode, vs. Al   | UDCK↑)   
  | tAURSTMS 30  |  | — ns   | - Additional  |   
   |   |
|          |               |   | AUDRST input pu   | lse width (monitor mode)  |   | tAURSTMW 5 × tAUC   
   
   | КМсус —   
   | ns  | AUDRST input pu                                     | Ilse width (monitor mode)  | )  
  | tAURSTMW 5 × tAUC  | СКМсус   | — ns   |   |   
   |   |
|          |               |   | Monitor data output   | delay time (to AUDCK ↑)   |   | tAUDTMD —   
   
   | 35  
   | ns  | Monitor data output                                 | t delay time (to AUDCK ↑   | )  
  | tAUDTMD —  |  | 35 ns  | -   |   
   |   |
|          |               |   | Monitor data input s  | etup time (to AUDCK ↑)  |   | tAUDTMS 15  
   
   | _   
   | ns  | Monitor data input                                  | setup time (to AUDCK ↑)  |  
  | tAUDTMS 15   |  | — ns   |   |   
   |   |
|          |               |   | Monitor data input h  | old time (from AUDCK ↑)   |   | tAUDTMH 5   
   
   | _   
   | ns  | Monitor data input                                  | hold time (from AUDCK $\uparrow$   | )  
  | tAUDTMH 5  |  | — ns   | _   |   
   |   |
|          |               |   | AUDSYNC input s   | etup time (vs. AUDCK ↑)   |   | tAUDSYS 15  
   
   | _   
   | ns  | AUDSYNC input                                       | setup time (vs. AUDCK ↑)   | )  
  | tAUDSYS 15   |  | — ns   | _   |   
   |   |
|          |               |   | AUDSYNC input h   | old time (vs. AUDCK ↑)  |   | tAUDSYH 5   
   
   | _   
   | ns  | AUDSYNC input                                       | hold time (vs. AUDCK ↑)  |  
  | tAUDSYH 5  |  | — ns   | _   |   
   |   |
|          |               |   |   |   |   |   
   
   |   
   |   | AUDISR setup time                                   | •  |  
  | tAUDMDS 1  |  | — ms   | _   |   
   |   |
|          |               |   |   |   |   |   
   
   |   
   |   | AUDISR hold time                                    |  |  
  | tAUDMDH 1  |  | — ms   | _   |   
   |   |
| Cha<br>s | Overview      | Monitor<br>Table 1.1 Overview of          | Motor control   | Enhanced motor co<br>(EMU3): Number of<br>Enhanced motor co   | ntrol unit<br>units<br>ntrol unit   | 320 MHz   
   
   | 1 unit<br>1 unit (2 chan<br>240 MHz   
   | nels)   | Figure 39.xx T                                      | R/D converter (RI<br>Enhanced motor (<br>(EMU3): Number<br>Enhanced motor (  | DC3A)<br>control unit<br>of units<br>control unit  
  | ISR<br>2 units<br>t 1 unit (2 channels)<br>t 320 MHz   | 1 ur   | it (1 channel)   | Additional<br>Description<br>Writing<br>Error   |   
   |   |
| 7        | Dine          |   |   |   |   |   
   
   |   
   |   |   |  |  
  |  |  |  |   |   
   |   |
|          |               | Handling of Unused                        | Category  | Pins  | Ю   | Example handling of unused pins   
   
   | Internal pull-up/pull-  
   | down resistor   | Category  | Pins   | ю  
  |  |  |  |   | _   
   | _   |
|          |               |   | Debug system<br>(NEXUS/LPD)   | DCUTDI  | I   | Leave the pin open.     Separately connect the pin with VCC via a resistor.     (Serial programming mode is disabled.)  
   
   | An internal pull-up r   
   | esistor is included.  | Debug system<br>(NEXUS/LPD)                         | DCUTDI   | 1  
  | <ul> <li>Leave the pin open.</li> <li>Separately connect the pin with VCC via a resistor.</li> <li>(Serial programming mode is disabled.)</li> </ul>   | An internal  | pull-up resistor is included.  |   |   
   |   |
|          |               |   |   | DCUTDO  | 0   | Leave the pin open. (Serial programming mode is disabled.)  
   
   | None  
   |   |   | DCUTDO   | 0  
  | Leave the pin open. (Serial programming mode is disabled.)   | None   |  |   |   
   |   |
|          |               |   |   | DCUTCK  | I   | <ul> <li>Leave the pin open.</li> <li>Separately connect the pin with VCC via a resistor.</li> <li>(Serial programming mode is disabled.)</li> </ul>  
   
   | An internal pull-up r   
   | esistor is included.  |   | DCUTCK   | I  
  | <ul> <li>Leave the pin open.</li> <li>Separately connect the pin with<br/>VCC via a resistor.</li> <li>(Serial programming mode is<br/>disabled.)</li> </ul>   | An internal  | pull-up resistor is included.  | Writing<br>Error  |   
   |   |
|          |               |   |   | DCUTMS  | I   | <ul> <li>Leave the pin open.</li> <li>Separately connect the pin with VCC via a resistor.</li> </ul>  
   
   | An internal pull-up r   
   | esistor is included.  |   | DCUTMS   | 1  
  | <ul> <li>Leave the pin open.</li> <li>Separately connect the pin with VCC via a resistor.</li> </ul>   | An internal  | pull-up resistor is included.  |   |   
   |   |
|          |               |   |   | DCUTRST   | I   | Separately connect the pin with VSS   
   
   |   
   | n resistor is   |   | DCUTRST  | I  
  | Separately connect the pin with VSS  |  | pull-down resistor is  |   |   
   |   |
|          |               |   |   |   |   | via a resistor.   
   
   | included.   
   |   |   |  |  
  | via a resistor.  | included.  |  |   |   
   |   |
| 3        | Cł<br>s       | Characteristic<br>s<br>Overview<br>7 Pins | Characteristic Monitor<br>s<br>Overview Table 1.1 Overview of<br>Products (2/2) | AUDCK cycle time (<br>AUDCK high-level wi<br>AUDCK low-level wi<br>AUDRST setup tim<br>AUDRST input pu<br>Monitor data output<br>Monitor data input hi<br>AUDSYNC i | AUDCK cycle time (monitor mode)       AUDCK high-level width (monitor mode)       AUDCK sigh-level width (monitor mode)       AUDCK Topt publes width (monitor mode)       AUDRST setup time (monitor mode, s. AUD       AUDRST input publes width (monitor mode, s. AUDCK 1)       Monitor data input hold time (to AUDCK 1)       AUDRST input publes width (monitor mode, s. AUD       AUDRST input publes width (monitor mode, s. AUD       Characteristic       Bonitor       S       Overview       Table 1.1 Overview of Products (2/2)       Motor control       R/D converter (RDC       Enhanced motor conder       (EMU3): SubCPU from the set of the se | AUDCK cycle time (monitor mode)           AUDCK logh-level width (monitor mode)           AUDCK low-level width (monitor mode)           AUDCK Tripper betwidth (monitor mode)           Monitor data input setup time (to AUDCK 1)           AUDSYNC input setup time (to AUDCK 1)           Monitor           S           Overview           Table 1.1 Overview of Products (2/2)           Monitor           Finhanced motor control unit (EMU3): SubCPU frequency           Table 2.84 Example Handling of Unused Pins (2/2)           Pins (2/2)         Debug system (NEXUSAPD)           DCUTD0         O <td>AUDCK cycle time (monitor mode)         AUJCKMcyc         60           AUDCK high-level width (monitor mode)         AUJCKM-UL         0.4 × AUL           AUDCK high-level width (monitor mode)         AUJCKM-UL         0.4 × AUL           AUDCK high-level width (monitor mode)         AUJCKM-W         0.4 × AUL           AUDCK high-level width (monitor mode)         HAUCKM         0.4 × AUL           AUDCK mole width (monitor mode)         HAUCKM-W         5 × AUCC           Monitor data input buls width (monitor mode)         HAUCKM         5 × AUCC           Monitor data input setup time (to AUDCK 1)         HAUDTM         5           AUDSYNC input setup time (to AUDCK 1)         HAUDSYN         15           AUDSYNC input helds time (time AUDCK 1)         HAUDSYN         5           AUDSYNC input helds time (to AUDCK 1)         HAUDSYN         5           AUDSYNC input helds time (to AUDCK 1)         HAUDSYN         5           AUDSYNC input held time (to AUDCK 1)         HAUDSYN         5           AUDSYNC input held time (to AUDCK 1)         HAUDSYN         5           AUDSYNC input held time (to AUDCK 1)         HAUDSYN         5           AUDSYNC input held time (to AUDCK 1)         HAUDSYN         5           AUDSYNC input held time (to AUDCK 1)         HAUDSYN         5<td>AUDCK cycle time (monitor mode)     AUDCKMyc     0     -       AUDCK typi-teevi width (monitor mode)     MUCKMyc     0.4 * MUCKMcyc     -       AUDCK typi-teevi width (monitor mode)     MUCKMyc     0.4 * MUCKMcyc     -       AUDCK Topi-teevi width (monitor mode)     MUCKMyc     0.4 * MUCKMcyc     -       AUDCK Topi-teevi width (monitor mode)     MUDCKM     0.4 * MUCKMcyc     -       AUDRST setup time (monitor mode)     MUDRSTMS     30     -     -       AUDRST input public width (monitor mode)     MUDRSTMS     30     -     -       Monitor data angut delay time (to AUDCK 1)     MUDTM     -     35       Monitor data mupt setup time (to AUDCK 1)     MUDRST     14     5     -       AUDSYNC input hold time (to AUDCK 1)     MUDSY1     5     -       AUDSYNC input hold time (to AUDCK 1)     MUDSY1     5     -       AUDSYNC input hold time (to AUDCK 1)     MUDSY1     5     -       AUDSYNC input hold time (to AUDCK 1)     MUDSY1     5     -       Monitor as     Monitor     1     1     1       S     Monitor     1     1     1     1       Febraaced motor control unit<br/>(EMU3): SubCPU frequency     2     1     1       7     Pins     Table 2.84 Example<br/>Pins (2/2)</td><td>ALDCK typis tem (monitor mode)     MAUCMMyc     9.0    </td><td>AUDCK cycle min (monitor mode)     AUDCK/ cycle min (monitor mode)     AUDCK</td><td>ADDCK cycle time innovation mode)         ADDCK cycle time innovation mode         ADDCK cycle time innovation mode)         ADDCK cycle time innovation mode         ADDCK cycle time innovation mode)         ADDCK cycle time innovation mode         A</td><td>AUCK type the monome mode)     MUCK Maye     i.o.     i.o.     i.s.       AUCK type the monome mode)     MUCKMaye     i.o.     i.s.       AUCK type the monome mode)     MUCKMaye     i.o.     i.s.       AUCK type the monome mode)     MUCKMaye     i.s.     i.s.       Mice type the monome mode)     MUCKMaye     i.s.</td><td>Image: Second Second</td><td>All DR type in grants monit         All DR type in grants           All DR type in grants         All DR type in grants         All DR type in grants         All DR type in grants         All DR type in grants         All DR type in grants         All DR type in grants           All DR type in grants         All DR type in grants         All DR type in grants         All DR type in grants         All DR type in grants         All DR type in grants         All DR type in grants         All DR type in grants           All DR type in grants         All DR type in grants         All DR type in grants         All DR type in grants         All DR type in grants         All DR type in grants         All DR type in grants         All DR typ</td><td>Image: Solution of the provise model in the provide model in the provi</td><td>Applic bit is bit bit bit is bit bit bit is bit is bit is bit is bit b</td><td>All         All         All</td></td> | AUDCK cycle time (monitor mode)         AUJCKMcyc         60           AUDCK high-level width (monitor mode)         AUJCKM-UL         0.4 × AUL           AUDCK high-level width (monitor mode)         AUJCKM-UL         0.4 × AUL           AUDCK high-level width (monitor mode)         AUJCKM-W         0.4 × AUL           AUDCK high-level width (monitor mode)         HAUCKM         0.4 × AUL           AUDCK mole width (monitor mode)         HAUCKM-W         5 × AUCC           Monitor data input buls width (monitor mode)         HAUCKM         5 × AUCC           Monitor data input setup time (to AUDCK 1)         HAUDTM         5           AUDSYNC input setup time (to AUDCK 1)         HAUDSYN         15           AUDSYNC input helds time (time AUDCK 1)         HAUDSYN         5           AUDSYNC input helds time (to AUDCK 1)         HAUDSYN         5           AUDSYNC input helds time (to AUDCK 1)         HAUDSYN         5           AUDSYNC input held time (to AUDCK 1)         HAUDSYN         5           AUDSYNC input held time (to AUDCK 1)         HAUDSYN         5           AUDSYNC input held time (to AUDCK 1)         HAUDSYN         5           AUDSYNC input held time (to AUDCK 1)         HAUDSYN         5           AUDSYNC input held time (to AUDCK 1)         HAUDSYN         5 <td>AUDCK cycle time (monitor mode)     AUDCKMyc     0     -       AUDCK typi-teevi width (monitor mode)     MUCKMyc     0.4 * MUCKMcyc     -       AUDCK typi-teevi width (monitor mode)     MUCKMyc     0.4 * MUCKMcyc     -       AUDCK Topi-teevi width (monitor mode)     MUCKMyc     0.4 * MUCKMcyc     -       AUDCK Topi-teevi width (monitor mode)     MUDCKM     0.4 * MUCKMcyc     -       AUDRST setup time (monitor mode)     MUDRSTMS     30     -     -       AUDRST input public width (monitor mode)     MUDRSTMS     30     -     -       Monitor data angut delay time (to AUDCK 1)     MUDTM     -     35       Monitor data mupt setup time (to AUDCK 1)     MUDRST     14     5     -       AUDSYNC input hold time (to AUDCK 1)     MUDSY1     5     -       AUDSYNC input hold time (to AUDCK 1)     MUDSY1     5     -       AUDSYNC input hold time (to AUDCK 1)     MUDSY1     5     -       AUDSYNC input hold time (to AUDCK 1)     MUDSY1     5     -       Monitor as     Monitor     1     1     1       S     Monitor     1     1     1     1       Febraaced motor control unit<br/>(EMU3): SubCPU frequency     2     1     1       7     Pins     Table 2.84 Example<br/>Pins (2/2)</td> <td>ALDCK typis tem (monitor mode)     MAUCMMyc     9.0    </td> <td>AUDCK cycle min (monitor mode)     AUDCK/ cycle min (monitor mode)     AUDCK</td> <td>ADDCK cycle time innovation mode)         ADDCK cycle time innovation mode         ADDCK cycle time innovation mode)         ADDCK cycle time innovation mode         ADDCK cycle time innovation mode)         ADDCK cycle time innovation mode         A</td> <td>AUCK type the monome mode)     MUCK Maye     i.o.     i.o.     i.s.       AUCK type the monome mode)     MUCKMaye     i.o.     i.s.       AUCK type the monome mode)     MUCKMaye     i.o.     i.s.       AUCK type the monome mode)     MUCKMaye     i.s.     i.s.       Mice type the monome mode)     MUCKMaye     i.s.</td> <td>Image: Second Second</td> <td>All DR type in grants monit         All DR type in grants           All DR type in grants         All DR type in grants         All DR type in grants         All DR type in grants         All DR type in grants         All DR type in grants         All DR type in grants           All DR type in grants         All DR type in grants         All DR type in grants         All DR type in grants         All DR type in grants         All DR type in grants         All DR type in grants         All DR type in grants           All DR type in grants         All DR type in grants         All DR type in grants         All DR type in grants         All DR type in grants         All DR type in grants         All DR type in grants         All DR typ</td> <td>Image: Solution of the provise model in the provide model in the provi</td> <td>Applic bit is bit bit bit is bit bit bit is bit is bit is bit is bit b</td> <td>All         All         All</td> | AUDCK cycle time (monitor mode)     AUDCKMyc     0     -       AUDCK typi-teevi width (monitor mode)     MUCKMyc     0.4 * MUCKMcyc     -       AUDCK typi-teevi width (monitor mode)     MUCKMyc     0.4 * MUCKMcyc     -       AUDCK Topi-teevi width (monitor mode)     MUCKMyc     0.4 * MUCKMcyc     -       AUDCK Topi-teevi width (monitor mode)     MUDCKM     0.4 * MUCKMcyc     -       AUDRST setup time (monitor mode)     MUDRSTMS     30     -     -       AUDRST input public width (monitor mode)     MUDRSTMS     30     -     -       Monitor data angut delay time (to AUDCK 1)     MUDTM     -     35       Monitor data mupt setup time (to AUDCK 1)     MUDRST     14     5     -       AUDSYNC input hold time (to AUDCK 1)     MUDSY1     5     -       AUDSYNC input hold time (to AUDCK 1)     MUDSY1     5     -       AUDSYNC input hold time (to AUDCK 1)     MUDSY1     5     -       AUDSYNC input hold time (to AUDCK 1)     MUDSY1     5     -       Monitor as     Monitor     1     1     1       S     Monitor     1     1     1     1       Febraaced motor control unit<br>(EMU3): SubCPU frequency     2     1     1       7     Pins     Table 2.84 Example<br>Pins (2/2) | ALDCK typis tem (monitor mode)     MAUCMMyc     9.0 | AUDCK cycle min (monitor mode)     AUDCK/ cycle min (monitor mode)     AUDCK | ADDCK cycle time innovation mode)         ADDCK cycle time innovation mode         ADDCK cycle time innovation mode)         ADDCK cycle time innovation mode         ADDCK cycle time innovation mode)         ADDCK cycle time innovation mode         A | AUCK type the monome mode)     MUCK Maye     i.o.     i.o.     i.s.       AUCK type the monome mode)     MUCKMaye     i.o.     i.s.       AUCK type the monome mode)     MUCKMaye     i.o.     i.s.       AUCK type the monome mode)     MUCKMaye     i.s.     i.s.       Mice type the monome mode)     MUCKMaye     i.s. | Image: Second | All DR type in grants monit         All DR type in grants           All DR type in grants         All DR type in grants         All DR type in grants         All DR type in grants         All DR type in grants         All DR type in grants         All DR type in grants           All DR type in grants         All DR type in grants         All DR type in grants         All DR type in grants         All DR type in grants         All DR type in grants         All DR type in grants         All DR type in grants           All DR type in grants         All DR type in grants         All DR type in grants         All DR type in grants         All DR type in grants         All DR type in grants         All DR type in grants         All DR typ | Image: Solution of the provise model in the provide model in the provi | Applic bit is bit bit bit is bit bit bit is bit is bit is bit is bit b | All         All |

[Disclose and use limit document]

	PDF page (Rev.1.20)	Section	Chapter title (Chart title)	Error	Correct	Change reason	Notice situation	Note
18	160		Table 3.1Peripheral Group Configuration (1/4)	Table 3.1       Peripheral Group       Module Name*1         CPU       INTC1         IPRSS       IPRS         IPRS       IPRS         IPR       MEV         PEG       SEG         TESTCOMP       ADDR         0       APDP[INTC2]         APDP[INTC2]       ADDR         DAMASS       ECCCPU1         ECCEPU2       ECCEPU2         ECCEPU1       ECCEPU2         ECCEPU2       ECCEPU         ECCCPU2       ECCEPU         ECCCPU3       ECCCPU3         ECCCPU4       ECCCPU4         ECCCPU5       ECCCPU5         ECCCPU4       ECCCPU4         ECCCPU5       ECCEP         ECCCPU4       ECCCPU4         ECCCPU5       ECCCPU4         ECCCPU5       ECCCPU5         ECCCPU4       ECCCPU4         ECCCPU5       ECCCPU5         ECCCPU4       ECCCPU4         ECCCPU5       ECCCPU5         ECCCPU5       ECCCPU5         ECCCPU5       ECCCPU5         ECCCPU5       ECCCPU5         ECCCPU5       ECCCPU5         ECCCPU5       ECCCPU5         E	Table 3.1       Peripheral Group Configuration (1/4)         Peripheral Group       Module Name**         CPU       INTC1         IPRSS       IPG         MEV       PEG         SEG       TESTCOMP         CPU (DEBUG)       AUDR         0       APDP[INTC2]         APDP[INTC2]       ECCCPU1         ECCCPU1       ECCCPU2         ECCCPU2       ECCEPP         ECCCPU2       ECCEPP         ECCCPU2       ECCCEP         ECCCPU2       ECCCEP         ECCCPU2       ECCCEP         ECCCPU2       ECCCEP         ECCCPU3       ECCCPU2         ECCCPU4       ECCGP         ECCCPU5       ECCEP         ECCCPU2       ECCEP         ECCCPU3       ECCCPU3         ECCCPU4       ECCCPU4         ECCCPU5       ECCCPU5         FACI[FCUFAREA*]       FACI[FCUFAREA*]         FACI[FCUFAREA*]       FACI[FCUFAREA*]         FACI[FCUFAREA*]       FACI[FCUFAREA*]         FACI[FCUFAREA*]       FACI[FCUFAREA*]         FACI[FCUFAREA*]       FACI[FCUFAREA*]         FACI[FCUFAREA*]       FACI[FCUFAREA*]         FACUFCU5	Writing Error		
19	213	CPU	Table 3.63 PEG Register Base Address: FFFE E600H	Address OffsetSize (byte)Register NameSymbolPermi ssionOperable Bit R/WValue after Reset $+00C_H$ 2PE guard PEID&SPID master decision control registerPEGSP $ W$ $1$ 81632Reset $+00B_H$ 4PE guard area mask setting register 0PEGG0MK $ R/W$ $ V$ $V$ $ 0000_H$ $+084_H$ 4PE guard area base setting register 0PEGG0BA $ R/W$ $ V$ $V$ $V$ $V$ $V$ $+084_H$ 4PE guard area base setting register 0PEGG0SP $ R/W$ $ V$ $V$ </td <td>AddressSize (byte)Register NameSymbolPermi sionOperable Bit RWValue after 1<math>+00C_{H}</math>2PE guard PEID&amp;SPID master decision control registerPEGSPSVR/W-<math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math><math>\sqrt{1}</math></td> <td>Description Change</td> <td>TN-RH8-B0281A/E</td> <td></td>	AddressSize (byte)Register NameSymbolPermi sionOperable Bit RWValue after 1 $+00C_{H}$ 2PE guard PEID&SPID master decision control registerPEGSPSVR/W- $\sqrt{1}$	Description Change	TN-RH8-B0281A/E	
20	707	RLIN3		source/16 [bps].	Regardless of the setting of the baud rate related registers, the baud rate operates at the LIN communication clock source/16 [bps]. (The NSPB bits in the RLN3nLWBR register should be set to $0000_{\rm B}$ or $1111_{\rm B}$ .) (The LPRS bits in the RLN3nLWBR register should be set to $000_{\rm B}$ .)	Description Change	TN-RH8-B0258A/E	-
21	709	RLIN3			● Set the baud rate, noise filter, and interrupt output related registers. RLN3nLWBR register = 0000 000x <sub>B</sub>	Description Change	TN-RH8-B0258A/E	-
22	710	RLIN3			● Set the baud rate, noise filter, and interrupt output related registers. RLN3nLWBR register = 0000 000x <sub>B</sub>	Description Change	TN-RH8-B0258A/E	-
23	711	RLIN3			● Set the baud rate, noise filter, and interrupt output related registers. RLN3nLWBR register = 0000 0000 <sub>B</sub>	Description Change	TN-RH8-B0258A/E	-
24	712	RLIN3			• Set the baud rate, noise filter, and interrupt output related registers. RLN3nLWBR register = $0000 \ 0000_B$	Description Change	TN-RH8-B0258A/E	-
25	712	RLIN3	13.9.5 Reception in LIN Slave Self-Test Mode	To execute a self-test on LIN slave reception, perform the procedure below: $_{\circ}$	To execute a self-test on LIN slave reception, perform the procedure below:	Writing Error	-	-
26	849	RS-CANFD	14.3.13.3 RSCANnTHLPCTRm		At this time, the THLMC[4:0] (transmit history buffer unread data counter) value in the RSCANnTHLSTSm register is decremented by 1.	Writing Error	-	-
27	1005	RS-CANFD	14.4.14.3 RSCFDnCFDTHLPCT Rm		At this time, the THLMC[4:0] (transmit history buffer unread data counter) value in the RSCFDnCFDTHLSTSm register is decremented by 1.	Writing Error	_	-

No.	PDF page (Rev.1.20)	Section	Chapter title (Chart title)	Error	Correct	Change reason	Notice situation	Note
28	1032			When messages are retransmitted due to an arbitration-lost or an error, transmit priority determination is made again regardless of the TPRI bit.	When messages are retransmitted due to an arbitration-lost or an error, transmit priority determination is made again according to the TPRI bit.	Writing Error	-	_
29	1051			Up to 16 receive rules can be registered per page. Specify pages 0 to 23 (for 6-channel unit) by the AFLPN[4:0] bits in the RSCFDn(CFD)GAFLECTR register.	Up to 16 receive rules can be registered per page. Specify pages 0 to 15 (for 4-channel unit) by the AFLPN[4:0] bits in the RSCFDn(CFD)GAFLECTR register.	Writing Error	_	_
30	1059		Reading Procedure	When received messages have been stored in one or more receive FIFO buffers or a transmit/receive FIFO buffer that is set to receive mode or gateway mode, the corresponding message count display counter (RFMC[7:0] bits in the RSCFDn(CFD)RFSTSx register (x = 0 to 7) or CFMC[7:0] bits in the RSCFDn(CFD)CFSTSk register (k = 0 to 11)) is incremented.	When received messages have been stored in one or more receive FIFO buffers or a transmit/receive FIFO buffer that is set to receive mode or gateway mode, the corresponding message count display counter (RFMC[7:0] bits in the RSCFDn(CFD)RFSTSx register (x = 0 to 7) or CFMC[7:0] bits in the RSCFDn(CFD)CFSTSk register (k = 0 to 11)) is incremented by 1.	Writing Error	_	_
31	1063		14.11.2.3 FIFO Buffer Reading Procedure by DMA Transfer		Note 1. · For receive FIFO buffers RSCFDnCFDRFIDx、RSCFDnCFDRFPTRx、RSCFDnCFDRFFDSTSx、RSCFDnCFDRFDFd_x · For transmit/receive FIFO buffers RSCFDnCFDCFIDk、RSCFDnCFDCFPTRk、RSCFDnCFDCFFDCSTSk、RSCFDnCFDCFDFd_k	Writing Error	_	_
32	1160	OS Timer	17.2.2 Block Diagram	The following block diagram shows the main components of the OSTM.	The following block diagram shows the main components of the OSTM. This product does not implement OSTMnTTOUT output.	Writing Error	-	-
33	1576	TSG3	20.2.1 Functional Overview	<ul> <li>Reload mode         <ul> <li>Writing to TSG3nCMP1E enables reload (the reload request flag (TSG3nRSF) is set), and allows simultaneous transfer of the values of multiple registers.</li> <li>Data can be transferred at peak/trough/peak or trough reload timing</li> <li>Reload request flag (TSG3nRSF)</li> <li>Register address assignment allowing DMA transfer</li> </ul> </li> </ul>	<ul> <li>Reload mode         <ul> <li>Writing to TSG3nCMP1E enables reload (the reload request flag (TSG3nRSF) is set), and allows simultaneous transfer of the values of multiple registers.</li> <li>Data can be transferred at peak/trough/peak or trough reload timing</li> <li>Reload request flag (TSG3nRSF)</li> <li>Register address assignment allowing DMA transfer</li> <li>Reload skipping</li> </ul> </li> </ul>	Writing Error	_	_
34	1577	TSG3		<ul> <li>Reload skipping</li> <li>HT-PWM mode</li> <li>0 to 100% PWM duty cycle output is possible (with possible dead time reduction).</li> <li>The LSB in the compare register can be used to append an additional pulse to the PWM output during count up, thus improving the output resolution without extra load on software.</li> </ul>	<ul> <li>HT-PWM mode</li> <li>0 to 100% PWM duty cycle output is possible (with possible dead time reduction).</li> <li>The LSB in the compare register can be used to append an additional pulse to the PWM output during count up, thus improving the output resolution without extra load on software.</li> </ul>	Writing Error	_	_
35	1688		Figure 20.48 Example of Error Interrupt (INTTSG3nIER) Generation (PWM Mode)	Count clock       Count clock         Internal count up signal       Internal T8G3n01 setting condition         Internal T8G3n01 setting condition       Internal T8G3n02 setting condition         Internal T8G3n02 setting condition       Internal T8G3n02 setting condition         Internal T8G3n02 setting condition       If setting conditions are generated         Internal T8G3n02 setting condition       If setting conditions are generated         Internal T8G3n02 pin       If setting conditions are generated         T8G3n02 pin       If setting conditions are generated         INTT8G3nIER Internap       If setting conditions (PWM Mode)	Count clock       Count clock         Internal count up signal       Internal TSG3nO1 setting condition         Internal TSG3nO1 clearing condition       Internal TSG3nO2 setting condition         Internal TSG3nO2 setting condition       Internal TSG3nO2 setting condition         TSG3nO2 pin       Internal TSG3nO2 pin         INTTSG3nIER Internap       Internation count is not activated         Figure 20.48       Example of Error Interrupt (INTTSG3nIER) Generation (PWM Mode)	Writing Error		
36	1700			<ul> <li>TSG3nCMP1E + TSG3nDTC1 ≥ TSG3nCMP0E + TSG3nCMP2E (TSG3nO2 stays inactive)</li> <li>TSG3nCMP2E + TSG3nDTC0 ≥ TSG3nCMP0E + TSG3nCMP1E (TSG3nO1 stays inactive)</li> </ul>	<ul> <li>TSG3nCMP1E + TSG3nDTC1 ≥ TSG3nCMP0E + TSG3nCMP3E (TSG3nO2 stays inactive)</li> <li>TSG3nCMP3E + TSG3nDTC0 ≥ TSG3nCMP0E + TSG3nCMP1E (TSG3nO1 stays inactive)</li> </ul>	Writing Error		_
37	1700		of Dead Time Control	At (4), the falling edge (inactive) of the TSG3nO1 output is caused by the simultaneous active state detected and the dead time counter starts counting. After the end of the dead time counter operation, the TSG3nO2 output becomes active.	At (4), the falling edge (inactive) of the TSG3nO1 output is caused by the simultaneous active state detected. The dead time counter starts counting after compare match with the TSG3nCMP1 register. After the end of the dead time counter operation, the TSG3nO2 output becomes active.	Writing Error	_	_

## [Disclose and use limit document]

## RENESAS TECHNICAL UPDATE TN-RH8-B0246B/E

No.	PDF page (Rev.1.20)	Section	Chapter title (Chart title)	Error
38	1700	TSG3	Figure 20.54 Example of Dead Time Control between TSG3nO1 and TSG3nO2 Outputs (2/2)	Figure 20.54       Example of Dead Time Control between TSG3nO1 and TSG3nO2 Outputs (2/2)
39	1812	ΤΑΡΑ	Table 21.17 Operation of the Hi-Z Start Trigger (TAPAnOPHS)	TAPAnOPHS       Operation         0/1       Writing 1 to the TAPAnOPHS0 bit places the TAPAnTHZOUT0 , TAPAnTHZOUT1 , and TAPAnTHZOUT2 signals at the low level.
40	1812	ΤΑΡΑ	Table 21.18 Operation of the Hi-Z Stop Trigger (TAPAnOPHT) during Hi-Z Control in Response to Asynchronous Input	TAPAnOPHT       Deperation         0       Writing 1 to the TAPAnOPHT0 bit places the TAPAnTHZOUT0 , TAPAnTHZOUT1 , and TAPAnTHZOUT2 signals at the high level.         1       If TAPAnTHASIN is at the inactive level, writing 1 to the TAPAnOPHT0 bit places the TAPAnTHZOUT0 , TAPAnTHZOUT1 , and TAPAnTHZOUT2 signals at the high level.         I       If TAPAnTHASIN is at the active level, writing 1 to the TAPAnOPHT0 bit places the TAPAnTHZOUT0 , TAPAnTHZOUT1 , and TAPAnTHZOUT2 signals at the high level.         If TAPAnTHASIN is at the active level, writing of 1 to the TAPAnOPHT0 bit is ignored.
41	2079	PIC	Figure 24.79 Block Diagram of PIC2D	Index         TALO_RTIS         TALOURTIS           ENCAD         ENCATIVIT         S. MEERING           ENCAT         ENCATIVIT         S. MEERING           ENCAT         ENCATIVIT         S. MEERING           TOGOD         TOTATOT         S. MEERING           TOGOD         TOTATOT         S. MEERING           TOGOD         TOTATOT         S. MEERING           TOGOD*/TOTATOT         S. MEERING         S. MEERING           TAPATADOUT         S. MEERING         S. MEERING           MEMORES         S. MEERING         S. MEERING           MERING         S. MEERING         S. MEERING           MEMORES         S. MEERING         S. MEERING           MEMORES         S. MEERING         S. MEERING           MEMORES         S. MEERING         S. MEERING           MEMORES
42	2379	RDC3A	Table 26.31 RDC3AnDIAG1 Register Contents (2/2)	8       ERRST       Error Signal Reset Bit         Writing 1 to this bit resets the register bits listed below to 0. Note that each of these bits remains at 1 if an error is continuous. This bit becomes 0 after two clock cycles have elapsed following it being set to 1.         Register bits: ERHD, ERDEXC, ERDSBC, ERDSBS, ERDP2, ERDCNV, ERDR1 to 4V
43	2399	RDC3A	Table 26.46 Data Selection	DATASEL[5:0]Output SignalOutput Destination DATA[X:X]11.101112-bit AD output code [11:0][11:0]10.1111Control variation value [7:0] in angular conversion mode 1[7:0]00.0101Control variation value [7:0] in angular conversion mode 0[7:0]

Correct	Change reason	Notice situation	Note
Figure 20.54       Example of Dead Time Control between TSG3nO1 and TSG3nO2 Outputs (2/2)	Writing Error		
TAPAnDCM       Operation         0/1       Writing 1 to the TAPAnOPHS0 bit places the TAPAnTHZOUT0 , TAPAnTHZOUT1 , and TAPAnTHZOUT2 signals at the low level.	Writing Error	_	_
TAPAnDCM         Operation           0         Writing 1 to the TAPAnOPHT0 bit places the TAPAnTHZOUT0 , TAPAnTHZOUT1 , and TAPAnTHZOUT2 signals at the high level.           1         If TAPAnTHASIN is at the inactive level, writing 1 to the TAPAnOPHT0 bit places the TAPAnTHZOUT0 , TAPAnTHZOUT1 , and TAPAnTHZOUT2 signals at the high level.           If TAPAnTHASIN is at the active level, writing of 1 to the TAPAnOPHT0 bit is ignored.	Writing Error	_	_
IALU_JINITE     TALDSINITIES       BICAD     BICATINIT       BICAT     TSG0TSTADIT       TSG0T     TSGOTSTADIT       TSGOT     TSGOTSTADIT       TSGOT     TSGOTSTADIT       TSGOT     TSGOTSTADIT       TSGOT     TSGOTSTADIT       TSGOT     TSGOTSTADIT       TSGOTSTADIT     TSGOTSTADIT       TSGOTSTADIT     TSGOTSTADIT       TSGOTSTADIT     TSGOTSTADIT       TSGOTSTADIT     TSGOTSTADIT       TAPATADOUT     TAPATADUT       TAPATADOUT     TAPATADUT       TAPATADUT     FOCECOMENT	Writing Error		
8 ERRST Error Signal Reset Bit Writing 1 to this bit resets the register bits listed below to 0. Note that each of these bits remains at 1 if an error is continuous. This bit becomes 0 after two clock cycles have elapsed following it being set to 1. Register bits: ERHD, ERDEXC, ERDSBC, ERDSBS, ERDP2, ERDCNV, ERDR1 to 2V,ERDS1 to 4V,ERDR1 to 2G,ERDS1 to 4G	Writing Error	_	
DATSEL[5:0]Output SignalOutput Destination DATA[X:X]11.101112-bit AD output code [11:0][11:0]10.1111Control variation value [7:0] in angular conversion mode 1[7:0]00.0101Control variation value [7:0] in angular conversion mode 0[7:0]	Writing Error	_	-

No.	PDF page (Rev.1.20)	Section	Chapter title (Chart title)	Error	Correct	Change reason	Notice situation	Note
44	2405	RDC3A	Table 26.51 RDC3AnDCUR0 Register Contents	5       SYNCSL       Synchronous Detection Setting in Angular Conversion Mode 1 (ADRD = 1)       5         b5       0: Synchronous detection setting 0       1: Synchronous detection setting 1	SYNCSL       Synchronous Detection Setting in Angular Conversion Mode 1 (ADRD = 1)         b5       0: Synchronous detection setting 0         1: Synchronous detection setting 1         In Angular Conversion Mode 0 (ADRD = 0), set this bit to 0.	Description Change	TN-RH8-B0314A/E	_
45	2406	RDC3A	Table 26.52 RDC3AnDCUR1 Register Contents	13       DCCRSTP       DC Error Correction Setting in Angular Conversion Mode 1 (ADRD = 1)       13         b13       0: DC correction enabled       1: DC correction disabled         Be sure to set this bit to 1 when the DC resolver is used.	DCCRSTP DC Error Correction Setting in Angular Conversion Mode 1 (ADRD = 1) b13 0: DC correction enabled 1: DC correction disabled Be sure to set this bit to 1 when the DC resolver is used. This setting has no effect when Angular Conversion Mode 0 (ADRD = 0).	Description Change	TN-RH8-B0314A/E	_
46	2439	RDC3A	26.4.5.1 Built-in Self- Test Function	<ul> <li>Execution is possible during angle conversion and when starting up the power (short-period BIST): ADBIST, resolver signal error detection BIST, resolver signal disconnect detection BIST, power short error BIST, ground short error BIST, sum-of-squares amplitude error detection BIST (high side), sum-of-squares amplitude error detection BIST (low side)</li> <li>Execution is possible when starting up the power: angle conversion BIST, conversion error BIST</li> </ul>	BISTs are categorized into two groups depending on their execution timing as follows; xecution is possible during angle conversion and when starting up the power (short-period BIST): ADBIST, liver signal error detection BIST, resolver signal disconnect detection BIST, power short error BIST, ground short r BIST, sum-of-squares amplitude error detection BIST (high side), sum-of-squares amplitude error detection (low side) xecution is possible when starting up the power: angle conversion BIST, conversion error BIST t-period BIST can also be executed at starting up the power. However, if angle conversion BIST or conversion r BIST or both are executed at power-on, they must be executed before short-period BIST.	Description Change	TN-RH8-B0314A/E	_
47	2447	RDC3A	26.4.6.1 Period Measurement Timer	captured and stored in the RDC3AnETCAP register. By reading the RDC3AnETCAP register, the cycle of excitation signal can be obtained. The cycle of excitation signal can be calculated from the following formula: (RDC3AnETCAP register value + 1) × CCLK cycle (25 ns). When the IREN bit in the RDC3AnETEN register is set to 1 (enables the interrupt), an excitation timer interrupt request is generated if the value set in the RDC3AnETCAP register matches the period measurement counter value. The excitation signal cycle error can be detected by setting a value of longer duration than the excitation signal cycle to the RDC3AnETCAP register.	rise edge and fall edge) of the zero-crossing signal is detected, the value of the period measurement counter is ured and stored in ET Capture bits of the RDC3AnETCAP register. By reading the RDC3AnETCAP register, the e of excitation signal can be obtained. cycle of excitation signal can be calculated from the following formula: (RDC3AnETCAP register value + 1) × K cycle (25 ns). In the IREN bit in the RDC3AnETEN register is set to 1 (enables the interrupt), an excitation timer interrupt est nerated if the value set in ET Compare bits of the RDC3AnETCAP register matches the period measurement iter value. excitation signal cycle error can be detected by setting a value of longer duration than the excitation signal cycle	Writing Error	_	_
48	2454	RDC3A	Figure 26.29 Flow of Initial Settings of the Registers	Select the method for angle calculation       Select the method for angle calculation     ADRD bit in the RDC3AnADRD register	Settings for the automatic amplitude adjustment function       IRSS0, EAAOD1, IRSS1, EXOS, and SQJGT         When using Angular Conversion Mode 1(ADRD=1)	Description Change	TN-RH8-B0314A/E	
49	2455	RDC3A	26.6 Resolver Interface Circuit	1. RH ≈ {(RVCC - VCOM) / (22.0 × 10 <sup>-6</sup> )} - RIN, where VCOM = RVCC/2[V] 1. RH	H ≈ {(+VEXT - VCOM) / (22.0 × 10 <sup>-6</sup> )} - RIN, where VCOM = RVCC/2[V]	Writing Error	-	_
50	2541	ADCC	Table 27.52 Notes on Setting Registers	ADCCnTHCR       When setting the registers listed at left, write to the registers after they have been read.       ADC         ADCCnTHACR       If this procedure is not followed, the written register value may not be correctly reflected in operations.       ADC         ADCCnTHBCR       ADCCnTHER       ADC         ADCCnTHGSR       ADCCnSGCRx       ADC         ADCCnSGVCSPx       ADC       ADC	DCCnTHCR       When setting the registers listed at left, write to the registers after they have been read.         DCCnTHACR       If writing to the register shown at the left occurs continuously without following this procedure, the written register value may not be correctly reflected in operations.         DCCnTHER       DCCnTHGSR         DCCnSGVCSPx       DCCnSGVCEPx	Additional Description	_	_

No.	PDF page (Rev.1.20)	Section	Chapter title (Chart title)	Error							Correct						Change reason	Notice situation	Note
51	2743	ECM	Table 30.8 List of Error Sources and Safety Processing (1/2)	7 Lo E0	Docal RAM (CPU1, CPU2) 2-bit CC error and local RAM (CPU1) ddress parity error* <sup>3</sup> Docal RAM (CPU1, CPU2) 1-bit CC error and local RAM (CPU1) arity bit error* <sup>3</sup>				6 7	_	Local RAM (CPU1, C ECC error and local I <u>CPU2)</u> address parity Local RAM (CPU1, C ECC error and local I <u>CPU2)</u> parity bit error	RAM (CPU1, y error <sup>*3</sup> CPU2) 1-bit RAM (CPU1,					Writing Error	_	_
52	2835		ry 35.10 Notes	(7) Items prohibited during programming and erasure Do not perform the following operations during programming and erasure of the flash memory.					<ul> <li>(7) Items prohibited during programming, erasure and blank checking</li> <li>Do not perform the following operations during programming, erasure and blank checking of the flash memory.</li> </ul>							nemory	Writing	_	_
50	0000							y.	Do not per			amming, crasur	e and b	iank cheo		nemory.	Error		
53	2888		Table 39.33 RDC ic Conversion Performance (2/2)	Item Response delay* <sup>4</sup>	Condition Electrical angle output response delay in fixed angular velocity Magle conversi mode 0 Angle conversi mode 1	Min. Typ. n –0.2 –	Max. L	Unit °/10000 min <sup>-1</sup>		Item Response delay* <sup>4</sup>	Condition Electrical angle output response delay in fixed angular velocity		Min. -0.2	Тур. —	Max. Unit 0.20 °/10000 min 0.20			_	_
53	2888		ic Conversion	Item	Condition         Angle conversion           Electrical angle output response delay in fixed angular velocity         Angle conversion <sup>5</sup> Obtaining the sum of squares in amplitude abnormality detection BIST (L side)           Obtaining the sum of squares in amplitude abnormality detection BIST (H side)           ADBIST	Min. Typ. n -0.2 n -0.2         	Мах. U 0.20 ° 0.20 1 п 1 п 32 µ	Unit °/10000 min <sup>-1</sup> ms ms µs		Item	Condition Electrical angle output response delay in fixed angular velocity Obtaining the sum of squa abnormality detection BIS Obtaining the sum of squa abnormality detection BIS ADBIST	Angle conversion mode 0 Angle conversion mode 1 ares in amplitude ST (L side) ares in amplitude ST (H side)	Min. -0.2	Typ. — — —	Max. Unit 0.20 °/10000 min 0.20 1 ms 1 ms 32 μs			_	_
53	2888		ic Conversion	Item Response delay* <sup>4</sup>	Condition       Angle conversion         Electrical angle output response delay in fixed angular velocity       Angle conversion <sup>5</sup> Obtaining the sum of squares in amplitude abnormality detection BIST (L side)         Obtaining the sum of squares in amplitude abnormality detection BIST (H side)	Min. Typ. n -0.2 n -0.2         	Max.         U           0.20         °           0.20         °           1         n           32         µ           10         n           0.5         n           1         n	Unit °/10000 min <sup>-1</sup> ms		Item Response delay* <sup>4</sup>	Condition Electrical angle output response delay in fixed angular velocity Obtaining the sum of squa abnormality detection BIS Obtaining the sum of squa abnormality detection BIS	Angle conversion mode 0 Angle conversion mode 1 ares in amplitude ST (L side) ares in amplitude ST (H side) angle determination SB) ection BIST	Min. -0.2	Typ. — — — — — — — — — — — — —	Max. Unit 0.20 °/10000 min 0.20 1 ms 1 ms		Error Writing	_	_

End of the list