

RENESAS TECHNICAL UPDATE

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan
Renesas Electronics Corporation

Product Category	MPU/MCU		Document No.	TN-RH8-B0246B/E	Rev.	2.00
Title	RH850/C1M-A1, RH850/C1M-A2 User's Manual Hardware Rev.1.20 Errata		Information Category	Technical Notification		
Applicable Product	RH850/C1M-A1 RH850/C1M-A2	Lot No.	Reference Document	Refer to the below		
		-				

1. Explanation

This document is errata of RH850/C1M-A1, RH850/C1M-A2 User's Manual Hardware Rev.1.20.





No.1 to No.15 have already been notified on the previous edition of TN-RH8-B0246A/E.



No.16 to No.53 are additional items.

【Reference Documents】

Series	Series	Series	Rev.	Document No
RH850	C1M-A1, C1M-A2	RH850/C1M-A1, RH850/C1M-A2 User's Manual: Hardware	1.20	R01UH0607EJ0120

The changes are shown below. (Error: red, Correct: blue)

No.	PDF page (Rev.1.20)	Section	Chapter title (Chart title)	Error	Correct	Change reason	Notice situation	Note																																																																																														
1	285	Interrupt	Figure 6.1 Example of External Interrupt Processing Flow			Writing Error	-	-																																																																																														
2	2531	ADCC	27.4.7.3 Wiring-Break Detection Self-Diagnosis Circuit Function	27.4.7.3 Wiring-Break Detection Self-Diagnosis Circuit Function This is a function to detect a wiring-break in a pin due to solder separation. Discharge the target analog pin for the specified time in the wiring-break detection control register (ADCCnODCR register) and then perform A/D conversion. If the conversion result attenuates to approximately 0 V, you can determine that a wiring-break is present.	27.4.7.3 Wiring-Break Detection Self-Diagnosis Circuit Function This is a function to detect a wiring-break in a pin due to solder separation. If a wiring break exists the result of conversion converges approximately to AnVSS or AnVCC due to pull-down or pull-up method.	Writing Error	-	-																																																																																														
3	2537	ADCC	27.5.5 Procedure for Setting Wiring-Break Detection Self-Diagnosis	27.5.5 Procedure for Setting Wiring-Break Detection Self-Diagnosis Wiring-break detection is a facility for detecting wiring breaks in ANI. Both pull-down and pull-up methods are used for detection. In pull-down method, if a wiring-break occurs, the result of the AD conversion is attenuated to approximately 0V, which is detected as an abnormal value. Therefore, the user can judge that a wiring-break has been detected. In pull-up method, if a wiring-break occurs, the result of the AD conversion is booted to approximately 5V, which is detected as an abnormal value. Therefore, the user can judge that a wiring-break has been detected.	27.5.5 Procedure for Setting Wiring-Break Detection Self-Diagnosis Wiring-break detection is a facility for detecting wiring breaks in ANI. In wiring-break detection mode, a pull-down or pull-up resistor is connected for sampling of the sample-and-hold circuits when the width of pulse is fixed (18 states). In pull-down method, if a wiring-break occurs, the result of the AD conversion is attenuated to approximately AnVSS, which is detected as an abnormal value. Therefore, the user can judge that a wiring-break has been detected. In pull-up method, if a wiring-break occurs, the result of the AD conversion is booted to approximately AnVCC, which is detected as an abnormal value. Therefore, the user can judge that a wiring-break has been detected.	Writing Error	-	-																																																																																														
4	2538	ADCC	Figure 27.28 Flow of Wiring-Break Detection Self-Diagnostic Settings	 <p>Figure 27.28 Flow of Wiring-Break Detection Self-Diagnostic Settings</p>	 <p>Figure 27.28 Flow of Wiring-Break Detection Self-Diagnostic Settings</p>	Writing Error	-	-																																																																																														
5	2649	Functional Safety	Table 29.66 List of ECC Modules	<table><tr><th colspan="6">Table 29.66 List of ECC Modules</th></tr><tr><th colspan="2" rowspan="3">Supported Peripheral Function</th><th colspan="4">ECC Module Names and Register Base Addresses</th></tr><tr><th colspan="2">Master Side¹⁾</th><th colspan="2">Checker Side¹⁾</th></tr><tr><th>Module Name</th><th>Base Address <base_addr></th><th>Module Name</th><th>Base Address <base_addr></th></tr><tr><td rowspan="2">RS-CANFD</td><td>Message buffer RAM (MB RAM)</td><td>E7RC1M</td><td>FFC71000_H</td><td>E7RC1C</td><td>FFC71200_H</td></tr><tr><td>Acceptance filter list RAM (AFL RAM)</td><td>E7RC2M</td><td>FFC71400_H</td><td>E7RC2C</td><td>FFC71600_H</td></tr><tr><td rowspan="3">CSIH</td><td>CSIH0</td><td>E7CS0M</td><td>FFC70000_H</td><td>E7CS0C</td><td>FFC70200_H</td></tr><tr><td>CSIH1</td><td>E7CS1M</td><td>FFC70400_H</td><td>E7CS1C</td><td>FFC70600_H</td></tr><tr><td>CSIH2</td><td>E7CS2M</td><td>FFC70800_H</td><td>E7CS1C</td><td>FFC70A00_H</td></tr></table> <p>Note 1. Two modules (one for master and the other for checker) are provided for duplex configuration.</p>	Table 29.66 List of ECC Modules						Supported Peripheral Function		ECC Module Names and Register Base Addresses				Master Side ¹⁾		Checker Side ¹⁾		Module Name	Base Address <base_addr>	Module Name	Base Address <base_addr>	RS-CANFD	Message buffer RAM (MB RAM)	E7RC1M	FFC71000 _H	E7RC1C	FFC71200 _H	Acceptance filter list RAM (AFL RAM)	E7RC2M	FFC71400 _H	E7RC2C	FFC71600 _H	CSIH	CSIH0	E7CS0M	FFC70000 _H	E7CS0C	FFC70200 _H	CSIH1	E7CS1M	FFC70400 _H	E7CS1C	FFC70600 _H	CSIH2	E7CS2M	FFC70800 _H	E7CS1C	FFC70A00 _H	<table><tr><th colspan="6">Table 29.66 List of ECC Modules</th></tr><tr><th colspan="2" rowspan="3">Supported Peripheral Function</th><th colspan="4">ECC Module Names and Register Base Addresses</th></tr><tr><th colspan="2">Master Side¹⁾</th><th colspan="2">Checker Side¹⁾</th></tr><tr><th>Module Name</th><th>Base Address <base_addr></th><th>Module Name</th><th>Base Address <base_addr></th></tr><tr><td rowspan="2">RS-CANFD</td><td>Message buffer RAM (MB RAM)</td><td>E7RC1M</td><td>FFC71000_H</td><td>E7RC1C</td><td>FFC71200_H</td></tr><tr><td>Acceptance filter list RAM (AFL RAM)</td><td>E7RC2M</td><td>FFC71400_H</td><td>E7RC2C</td><td>FFC71600_H</td></tr><tr><td rowspan="3">CSIH</td><td>CSIH0</td><td>E7CS0M</td><td>FFC70000_H</td><td>E7CS0C</td><td>FFC70200_H</td></tr><tr><td>CSIH1</td><td>E7CS1M</td><td>FFC70400_H</td><td>E7CS1C</td><td>FFC70600_H</td></tr><tr><td>CSIH2</td><td>E7CS2M</td><td>FFC70800_H</td><td>E7CS2C</td><td>FFC70A00_H</td></tr></table> <p>Note 1. Two modules (one for master and the other for checker) are provided for duplex configuration.</p>	Table 29.66 List of ECC Modules						Supported Peripheral Function		ECC Module Names and Register Base Addresses				Master Side ¹⁾		Checker Side ¹⁾		Module Name	Base Address <base_addr>	Module Name	Base Address <base_addr>	RS-CANFD	Message buffer RAM (MB RAM)	E7RC1M	FFC71000 _H	E7RC1C	FFC71200 _H	Acceptance filter list RAM (AFL RAM)	E7RC2M	FFC71400 _H	E7RC2C	FFC71600 _H	CSIH	CSIH0	E7CS0M	FFC70000 _H	E7CS0C	FFC70200 _H	CSIH1	E7CS1M	FFC70400 _H	E7CS1C	FFC70600 _H	CSIH2	E7CS2M	FFC70800 _H	E7CS2C	FFC70A00 _H	Writing Error	-	-
Table 29.66 List of ECC Modules																																																																																																						
Supported Peripheral Function		ECC Module Names and Register Base Addresses																																																																																																				
		Master Side ¹⁾		Checker Side ¹⁾																																																																																																		
		Module Name	Base Address <base_addr>	Module Name	Base Address <base_addr>																																																																																																	
RS-CANFD	Message buffer RAM (MB RAM)	E7RC1M	FFC71000 _H	E7RC1C	FFC71200 _H																																																																																																	
	Acceptance filter list RAM (AFL RAM)	E7RC2M	FFC71400 _H	E7RC2C	FFC71600 _H																																																																																																	
CSIH	CSIH0	E7CS0M	FFC70000 _H	E7CS0C	FFC70200 _H																																																																																																	
	CSIH1	E7CS1M	FFC70400 _H	E7CS1C	FFC70600 _H																																																																																																	
	CSIH2	E7CS2M	FFC70800 _H	E7CS1C	FFC70A00 _H																																																																																																	
Table 29.66 List of ECC Modules																																																																																																						
Supported Peripheral Function		ECC Module Names and Register Base Addresses																																																																																																				
		Master Side ¹⁾		Checker Side ¹⁾																																																																																																		
		Module Name	Base Address <base_addr>	Module Name	Base Address <base_addr>																																																																																																	
RS-CANFD	Message buffer RAM (MB RAM)	E7RC1M	FFC71000 _H	E7RC1C	FFC71200 _H																																																																																																	
	Acceptance filter list RAM (AFL RAM)	E7RC2M	FFC71400 _H	E7RC2C	FFC71600 _H																																																																																																	
CSIH	CSIH0	E7CS0M	FFC70000 _H	E7CS0C	FFC70200 _H																																																																																																	
	CSIH1	E7CS1M	FFC70400 _H	E7CS1C	FFC70600 _H																																																																																																	
	CSIH2	E7CS2M	FFC70800 _H	E7CS2C	FFC70A00 _H																																																																																																	

No.	PDF page (Rev.1.20)	Section	Chapter title (Chart title)	Error	Correct	Change reason	Notice situation	Note																																																																																																																																								
6	2895	Appendix A Package Dimensions	QFP176 (standard)	•QFP176 (standard) 	•QFP176 (standard) 	Description Change	TN-RH8-B163A/E	—																																																																																																																																								
7	2710	Functional Safety	Table 29.103 ERRSLVxxADDR Register Contents	Table 29.103 ERRSLVxxADDR Register Contents <table><tr><th>Bit Position</th><th>Bit Name</th><th>Function</th></tr><tr><td>31 to 0</td><td>ADDR[31:0]</td><td>Address at which an error has occurred. ADDR[1:0] are fixed to 0</td></tr></table>	Bit Position	Bit Name	Function	31 to 0	ADDR[31:0]	Address at which an error has occurred. ADDR[1:0] are fixed to 0	Table 29.103 ERRSLVxxADDR Register Contents <table><tr><th>Bit Position</th><th>Bit Name</th><th>Function</th></tr><tr><td>31 to 0</td><td>ADDR[31:0]</td><td>Address at which an error has occurred. ADDR[1:0] are undefined.</td></tr></table>	Bit Position	Bit Name	Function	31 to 0	ADDR[31:0]	Address at which an error has occurred. ADDR[1:0] are undefined .	Description Change	TN-RH8-B0193A/E	—																																																																																																																												
Bit Position	Bit Name	Function																																																																																																																																														
31 to 0	ADDR[31:0]	Address at which an error has occurred. ADDR[1:0] are fixed to 0																																																																																																																																														
Bit Position	Bit Name	Function																																																																																																																																														
31 to 0	ADDR[31:0]	Address at which an error has occurred. ADDR[1:0] are undefined .																																																																																																																																														
8	2670	Functional Safety	29.3 Lockstep	none	29.3.3 Usage Notes Reading a register with a value that is undefined after a reset without initializing the register may lead to a lock step compare error. Accordingly, such registers must be initialized with the desired settings. Even if the branch instruction and the subsequent instruction is issued in parallel, the lock step compare error might be occurred by undefined register after the reset. It should be applied as specified below until the register which refer by subsequent instruction is initialized in case of branching in the preceding instruction. ● Insert the SYNCI instruction or the RIE instruction following the branch instruction.(It has to be added by assembler language. When C language is used, it could be optimized.) Applicable branch instructions: Bcond except BR, JARL, JMP	Description Change	TN-RH8-B0183C/E	—																																																																																																																																								
9	247	Operating Mode	Table 5.1 Selection of Operating Mode	Table 5.1 Selection of Operating Mode <table><tr><th colspan="3">Value Set in the Pin</th><th colspan="2">Value Set in the Option Byte Register 0</th><th rowspan="2">Operating Mode</th><th rowspan="2">Startup Area</th><th rowspan="2">Type of IF*1</th><th rowspan="2">Remark</th></tr><tr><th>MD1</th><th>MD0</th><th>FLMODE</th><th>STMSEL1</th><th>STMSEL0</th></tr><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>User boot mode</td><td>User area</td><td>The interface can be selected by OPBT2 in the option byte area. For details, see Section 35.9.2 OPBT2 — Option Byte 2 Register.</td><td>On-chip debug is available.</td></tr><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>User boot mode</td><td>User boot area</td><td></td><td></td></tr><tr><td>0</td><td>0</td><td>0</td><td>1</td><td>X</td><td>Serial programmi ng mode</td><td>Boot area</td><td>Writer I/F (2-line UART)</td><td>Serial programming is available.</td></tr><tr><td>0</td><td>0</td><td>1</td><td>X</td><td>X</td><td>Boundary scan mode</td><td>—</td><td>JTAG</td><td>Boundary scan is available.</td></tr><tr><td>0</td><td>1</td><td>0</td><td>X</td><td>X</td><td>Serial programmi ng mode</td><td>Boot area</td><td>Writer I/F (2-line UART)</td><td>Serial programming is available.</td></tr><tr><td>0</td><td>1</td><td>1</td><td>X</td><td>X</td><td>Serial programmi ng mode</td><td>Boot area</td><td>Writer I/F (3-line clock synchronous connection)</td><td>Serial programming is available.</td></tr></table> Note: X = Don't care Note 1. See Section 2.4.3, Pin State for the functions and states of pins when each interface is selected.	Value Set in the Pin			Value Set in the Option Byte Register 0		Operating Mode	Startup Area	Type of IF*1	Remark	MD1	MD0	FLMODE	STMSEL1	STMSEL0	0	0	0	0	0	User boot mode	User area	The interface can be selected by OPBT2 in the option byte area. For details, see Section 35.9.2 OPBT2 — Option Byte 2 Register.	On-chip debug is available.	0	0	0	0	1	User boot mode	User boot area			0	0	0	1	X	Serial programmi ng mode	Boot area	Writer I/F (2-line UART)	Serial programming is available.	0	0	1	X	X	Boundary scan mode	—	JTAG	Boundary scan is available.	0	1	0	X	X	Serial programmi ng mode	Boot area	Writer I/F (2-line UART)	Serial programming is available.	0	1	1	X	X	Serial programmi ng mode	Boot area	Writer I/F (3-line clock synchronous connection)	Serial programming is available.	Table 5.1 Selection of Operating Mode <table><tr><th colspan="3">Value Set in the Pin</th><th colspan="2">Value Set in the Option Byte Register 0</th><th rowspan="2">Operating Mode</th><th rowspan="2">Startup Area</th><th rowspan="2">Type of IF*1</th><th rowspan="2">Remark</th></tr><tr><th>MD1*2</th><th>MD0</th><th>FLMODE</th><th>STMSEL1</th><th>STMSEL0</th></tr><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>User boot mode</td><td>User area</td><td>The interface can be selected by OPBT2 in the option byte area. For details, see Section 35.9.2 OPBT2 — Option Byte 2 Register.</td><td>On-chip debug is available.</td></tr><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>User boot mode</td><td>User boot area</td><td></td><td></td></tr><tr><td>0</td><td>0</td><td>0</td><td>1</td><td>X</td><td>Serial programmi ng mode</td><td>Boot area</td><td>Writer I/F (2-line UART)</td><td>Serial programming is available.</td></tr><tr><td>0</td><td>0</td><td>1</td><td>X</td><td>X</td><td>Boundary scan mode</td><td>—</td><td>JTAG</td><td>Boundary scan is available.</td></tr><tr><td>0</td><td>1</td><td>0</td><td>X</td><td>X</td><td>Serial programmi ng mode</td><td>Boot area</td><td>Writer I/F (2-line UART)</td><td>Serial programming is available.</td></tr><tr><td>0</td><td>1</td><td>1</td><td>X</td><td>X</td><td>Serial programmi ng mode</td><td>Boot area</td><td>Writer I/F (3-line clock synchronous connection)</td><td>Serial programming is available.</td></tr></table> Note: X = Don't care Note 1. See Section 2.4.3, Pin State for the functions and states of pins when each interface is selected. Note 2. Always input low level to MD1.	Value Set in the Pin			Value Set in the Option Byte Register 0		Operating Mode	Startup Area	Type of IF*1	Remark	MD1*2	MD0	FLMODE	STMSEL1	STMSEL0	0	0	0	0	0	User boot mode	User area	The interface can be selected by OPBT2 in the option byte area. For details, see Section 35.9.2 OPBT2 — Option Byte 2 Register.	On-chip debug is available.	0	0	0	0	1	User boot mode	User boot area			0	0	0	1	X	Serial programmi ng mode	Boot area	Writer I/F (2-line UART)	Serial programming is available.	0	0	1	X	X	Boundary scan mode	—	JTAG	Boundary scan is available.	0	1	0	X	X	Serial programmi ng mode	Boot area	Writer I/F (2-line UART)	Serial programming is available.	0	1	1	X	X	Serial programmi ng mode	Boot area	Writer I/F (3-line clock synchronous connection)	Serial programming is available.	Additional Description	—	—
Value Set in the Pin			Value Set in the Option Byte Register 0		Operating Mode	Startup Area	Type of IF*1	Remark																																																																																																																																								
MD1	MD0	FLMODE	STMSEL1	STMSEL0																																																																																																																																												
0	0	0	0	0	User boot mode	User area	The interface can be selected by OPBT2 in the option byte area. For details, see Section 35.9.2 OPBT2 — Option Byte 2 Register.	On-chip debug is available.																																																																																																																																								
0	0	0	0	1	User boot mode	User boot area																																																																																																																																										
0	0	0	1	X	Serial programmi ng mode	Boot area	Writer I/F (2-line UART)	Serial programming is available.																																																																																																																																								
0	0	1	X	X	Boundary scan mode	—	JTAG	Boundary scan is available.																																																																																																																																								
0	1	0	X	X	Serial programmi ng mode	Boot area	Writer I/F (2-line UART)	Serial programming is available.																																																																																																																																								
0	1	1	X	X	Serial programmi ng mode	Boot area	Writer I/F (3-line clock synchronous connection)	Serial programming is available.																																																																																																																																								
Value Set in the Pin			Value Set in the Option Byte Register 0		Operating Mode	Startup Area	Type of IF*1	Remark																																																																																																																																								
MD1*2	MD0	FLMODE	STMSEL1	STMSEL0																																																																																																																																												
0	0	0	0	0	User boot mode	User area	The interface can be selected by OPBT2 in the option byte area. For details, see Section 35.9.2 OPBT2 — Option Byte 2 Register.	On-chip debug is available.																																																																																																																																								
0	0	0	0	1	User boot mode	User boot area																																																																																																																																										
0	0	0	1	X	Serial programmi ng mode	Boot area	Writer I/F (2-line UART)	Serial programming is available.																																																																																																																																								
0	0	1	X	X	Boundary scan mode	—	JTAG	Boundary scan is available.																																																																																																																																								
0	1	0	X	X	Serial programmi ng mode	Boot area	Writer I/F (2-line UART)	Serial programming is available.																																																																																																																																								
0	1	1	X	X	Serial programmi ng mode	Boot area	Writer I/F (3-line clock synchronous connection)	Serial programming is available.																																																																																																																																								
10	2795	On-Chip Debugging Unit (OCD)	Table 34.2 I/O Pins of AUDR	Table 34.2 I/O Pins of AUDR <table><tr><th>Pin Name</th><th>I/O</th><th>Description</th></tr><tr><td>AUDRST</td><td>Input</td><td>AUDR reset input pin Inputting L to this pin resets the AUDR, but it does not initialize the AUDISR, AUDMBR and AUDMBRC (described below). When this pin is not connected, it is internally pulled-down.</td></tr></table>	Pin Name	I/O	Description	AUDRST	Input	AUDR reset input pin Inputting L to this pin resets the AUDR, but it does not initialize the AUDISR, AUDMBR and AUDMBRC (described below). When this pin is not connected, it is internally pulled-down.	Table 34.2 I/O Pins of AUDR <table><tr><th>Pin Name</th><th>I/O</th><th>Description</th></tr><tr><td>AUDRST</td><td>Input</td><td>AUDR reset input pin Inputting L to this pin resets the AUDR. When turning on the power, set this pin to Low regardless of the use of AUDR. When this pin is not connected, it is internally pulled-down. Make sure to initialize AUDR before inputting High to this pin. CAUTION: AUDR is initialized when this pin is Low and AUDCK is input for a fixed number of cycles, but it does not initialize the AUDISR, AUDMBR and AUDMBRC (described below). Refer to Section 34.4.4.3, Usage Notes on the AUDR Function and Section 39, Electrical Characteristics for the number of cycles required for initialization.</td></tr></table>	Pin Name	I/O	Description	AUDRST	Input	AUDR reset input pin Inputting L to this pin resets the AUDR. When turning on the power, set this pin to Low regardless of the use of AUDR. When this pin is not connected, it is internally pulled-down. Make sure to initialize AUDR before inputting High to this pin. CAUTION: AUDR is initialized when this pin is Low and AUDCK is input for a fixed number of cycles, but it does not initialize the AUDISR, AUDMBR and AUDMBRC (described below). Refer to Section 34.4.4.3, Usage Notes on the AUDR Function and Section 39, Electrical Characteristics for the number of cycles required for initialization.	Description Change	TN-RH8-B0228A/E	—																																																																																																																												
Pin Name	I/O	Description																																																																																																																																														
AUDRST	Input	AUDR reset input pin Inputting L to this pin resets the AUDR, but it does not initialize the AUDISR, AUDMBR and AUDMBRC (described below). When this pin is not connected, it is internally pulled-down.																																																																																																																																														
Pin Name	I/O	Description																																																																																																																																														
AUDRST	Input	AUDR reset input pin Inputting L to this pin resets the AUDR. When turning on the power, set this pin to Low regardless of the use of AUDR. When this pin is not connected, it is internally pulled-down. Make sure to initialize AUDR before inputting High to this pin. CAUTION: AUDR is initialized when this pin is Low and AUDCK is input for a fixed number of cycles, but it does not initialize the AUDISR, AUDMBR and AUDMBRC (described below). Refer to Section 34.4.4.3, Usage Notes on the AUDR Function and Section 39, Electrical Characteristics for the number of cycles required for initialization.																																																																																																																																														

7 2710 | Functional Safety | Table 29.103 ERRSLVxxADDR Register Contents | Table 29.103 ERRSLVxxADDR Register Contents | Bit Position | Bit Name | Function | |--------------|------------|--| | 31 to 0 | ADDR[31:0] | Address at which an error has occurred.
ADDR[1:0] are fixed to 0 . | |

Table 29.103 ERRSLVxxADDR Register Contents

8 2670 | Functional Safety | 29.3 Lockstep | none | 29.3.3 Usage Notes Reading a register with a value that is undefined after a reset without initializing the register may lead to a lock step compare error. Accordingly, such registers must be initialized with the desired settings. Even if the branch instruction and the subsequent instruction is issued in parallel, the lock step compare error might be occurred by undefined register after the reset. It should be applied as specified below until the register which refer by subsequent instruction is initialized in case of branching in the preceding instruction. ● Insert the SYNCI instruction or the RIE instruction following the branch instruction.(It has to be added by assembler language. When C language is used, it could be optimized.) Applicable branch instructions: Bcond except BR, JARL, JMP |9 247 | Operating Mode | Table 5.1 Selection of Operating Mode | Table 5.1 Selection of Operating Mode | Value Set in the Pin | | | Value Set in the Option
Byte Register 0 | | Operating
Mode | Startup
Area | Type of IF*1 | Remark | |----------------------|-----|--------|--|---------|-----------------------------|-------------------|--|-------------------------------------| | MD1 | MD0 | FLMODE | STMSEL1 | STMSEL0 | | | | | | 0 | 0 | 0 | 0 | 0 | User boot
mode | User area | The interface can be
selected by OPBT2 in
the option byte area.
For details, see
Section 35.9.2
OPBT2 — Option
Byte 2 Register. | On-chip debug is
available. | | 0 | 0 | 0 | 0 | 1 | User boot
mode | User boot
area | | | | 0 | 0 | 0 | 1 | X | Serial programmi
ng mode | Boot area | Writer I/F (2-line
UART) | Serial programming
is available. | | 0 | 0 | 1 | X | X | Boundary scan
mode | — | JTAG | Boundary scan is
available. | | 0 | 1 | 0 | X | X | Serial programmi
ng mode | Boot area | Writer I/F (2-line
UART) | Serial programming
is available. | | 0 | 1 | 1 | X | X | Serial programmi
ng mode | Boot area | Writer I/F (3-line clock
synchronous
connection) | Serial programming
is available. | Note: X = Don't care Note 1. See **Section 2.4.3, Pin State** for the functions and states of pins when each interface is selected. |

Table 5.1 Selection of Operating Mode

Note: X = Don't care

Note 1. See **Section 2.4.3, Pin State** for the functions and states of pins when each interface is selected.

Note 2. Always input low level to MD1.

10 2795 | On-Chip Debugging Unit (OCD) | Table 34.2 I/O Pins of AUDR | Table 34.2 I/O Pins of AUDR | Pin Name | I/O | Description | |----------|-------|--| | AUDRST | Input | AUDR reset input pin
Inputting L to this pin resets the AUDR, but it does not initialize the AUDISR, AUDMBR and AUDMBRC (described below).
When this pin is not connected, it is internally pulled-down. | |

Table 34.2 I/O Pins of AUDR

No.	PDF page (Rev.1.20)	Section	Chapter title (Chart title)	Error	Correct	Change reason	Notice situation	Note
11	2807	On-Chip Debugging Unit (OCD)	34.4.4.3 Usage Notes on the AUDR Function	<div>34.4.4.3 Usage Notes on the AUDR Function</div> <div><ul style="list-style-type: none">Do not negate the <code>AUDSYNC</code> pin until one cycle of <code>AUDCK</code> has elapsed after a command is input to the <code>AUDATA</code> pin and the Ready flag has been returned.When uninitialized memory is accessed through the AUDR, a bus error may occur due to ECC error detection.</div>	<div>34.4.4.3 Usage Notes on the AUDR Function</div> <div><ul style="list-style-type: none">Do not negate the <code>AUDSYNC</code> pin until one cycle of <code>AUDCK</code> has elapsed after a command is input to the <code>AUDATA</code> pin and the Ready flag has been returned.When uninitialized memory is accessed through the AUDR, a bus error may occur due to ECC error detection.Do not reset AUDR with <code>AUDRST</code> = L, while transferring data with AUDR (<code>AUDSYNC</code> = L). The data transfer of AUDR is not completed in the System Interconnect, and it may interfere with the data transfer of other bus masters.AUDR can not transfer data when being in external or internal reset state.Do not assert <code>AUDSYNC</code> pin for a minimum of 2 <code>AUDCK</code> cycles after AUDR reset release with <code>AUDRST</code> = H.The timing from power on to data transfer is shown in Figure 34.xx.</div> <div></div> <div>Figure 34.xx Timings from power on to data transfer</div>	Description Change	TN-RH8-B0228A/E	-
12	2808	On-Chip Debugging Unit (OCD)	34.5 Cautions on Using On-Chip Debugger	none	<div>(5) Handling of <code>/DCUTRST</code>pin at power on Set the <code>/DCUTRST</code>pin to the low level at power on, regardless of whether on-chip debugging is used.</div>	Additional Description	-	-
13	2867	Electrical Characteristic s	Figure 39.5 Control Signal Timing	<div></div> <div>Figure 39.5 Control Signal Timing</div>	<div></div> <div>Figure 39.5 Control Signal Timing</div>	Writing Error	-	-

No.	PDF page (Rev.1.20)	Section	Chapter title (Chart title)	Error	Correct	Change reason	Notice situation	Note																																																																																																																								
14	2884	Electrical Characteristic s	Table 39.30 AUD RAM Monitor Timing	<div>Table 39.30 AUD RAM Monitor Timing</div> <div>Conditions: Tj = – 40°C to 150°C, CL = 30 pF</div> <table><tr><th>Item</th><th>Symbol</th><th>Min.</th><th>Max.</th><th>Unit</th></tr><tr><td>AUDCK cycle time (monitor mode)</td><td>tAUCKMcy</td><td>50</td><td>—</td><td>ns</td></tr><tr><td>AUDCK high-level width (monitor mode)</td><td>tAUCKMH</td><td>0.4 × tAUCKMcy</td><td>—</td><td>ns</td></tr><tr><td>AUDCK low-level width (monitor mode)</td><td>tAUCKML</td><td>0.4 × tAUCKMcy</td><td>—</td><td>ns</td></tr><tr><td>AUDRST[–] setup time (monitor mode, vs. AUDCK↑)</td><td>tAURSTMS</td><td>30</td><td>—</td><td>ns</td></tr><tr><td>AUDRST[–] input pulse width (monitor mode)</td><td>tAURSTMW</td><td>5 × tAUCKMcy</td><td>—</td><td>ns</td></tr><tr><td>Monitor data output delay time (to AUDCK ↑)</td><td>tAUDTMD</td><td>—</td><td>35</td><td>ns</td></tr><tr><td>Monitor data input setup time (to AUDCK ↑)</td><td>tAUDTMS</td><td>15</td><td>—</td><td>ns</td></tr><tr><td>Monitor data input hold time (from AUDCK ↑)</td><td>tAUDTMH</td><td>5</td><td>—</td><td>ns</td></tr><tr><td>AUDSYNC[–] input setup time (vs. AUDCK ↑)</td><td>tAUDSYS</td><td>15</td><td>—</td><td>ns</td></tr><tr><td>AUDSYNC[–] input hold time (vs. AUDCK ↑)</td><td>tAUDSYH</td><td>5</td><td>—</td><td>ns</td></tr></table>	Item	Symbol	Min.	Max.	Unit	AUDCK cycle time (monitor mode)	tAUCKMcy	50	—	ns	AUDCK high-level width (monitor mode)	tAUCKMH	0.4 × tAUCKMcy	—	ns	AUDCK low-level width (monitor mode)	tAUCKML	0.4 × tAUCKMcy	—	ns	AUDRST [–] setup time (monitor mode, vs. AUDCK↑)	tAURSTMS	30	—	ns	AUDRST [–] input pulse width (monitor mode)	tAURSTMW	5 × tAUCKMcy	—	ns	Monitor data output delay time (to AUDCK ↑)	tAUDTMD	—	35	ns	Monitor data input setup time (to AUDCK ↑)	tAUDTMS	15	—	ns	Monitor data input hold time (from AUDCK ↑)	tAUDTMH	5	—	ns	AUDSYNC [–] input setup time (vs. AUDCK ↑)	tAUDSYS	15	—	ns	AUDSYNC [–] input hold time (vs. AUDCK ↑)	tAUDSYH	5	—	ns	<div>Table 39.30 AUD RAM Monitor Timing</div> <div>Conditions: Tj = – 40°C to 150°C, CL = 30 pF</div> <table><tr><th>Item</th><th>Symbol</th><th>Min.</th><th>Max.</th><th>Unit</th></tr><tr><td>AUDCK cycle time (monitor mode)</td><td>tAUCKMcy</td><td>50</td><td>—</td><td>ns</td></tr><tr><td>AUDCK high-level width (monitor mode)</td><td>tAUCKMH</td><td>0.4 × tAUCKMcy</td><td>—</td><td>ns</td></tr><tr><td>AUDCK low-level width (monitor mode)</td><td>tAUCKML</td><td>0.4 × tAUCKMcy</td><td>—</td><td>ns</td></tr><tr><td>AUDRST[–] setup time (monitor mode, vs. AUDCK↑)</td><td>tAURSTMS</td><td>30</td><td>—</td><td>ns</td></tr><tr><td>AUDRST[–] input pulse width (monitor mode)</td><td>tAURSTMW</td><td>5 × tAUCKMcy</td><td>—</td><td>ns</td></tr><tr><td>Monitor data output delay time (to AUDCK ↑)</td><td>tAUDTMD</td><td>—</td><td>35</td><td>ns</td></tr><tr><td>Monitor data input setup time (to AUDCK ↑)</td><td>tAUDTMS</td><td>15</td><td>—</td><td>ns</td></tr><tr><td>Monitor data input hold time (from AUDCK ↑)</td><td>tAUDTMH</td><td>5</td><td>—</td><td>ns</td></tr><tr><td>AUDSYNC[–] input setup time (vs. AUDCK ↑)</td><td>tAUDSYS</td><td>15</td><td>—</td><td>ns</td></tr><tr><td>AUDSYNC[–] input hold time (vs. AUDCK ↑)</td><td>tAUDSYH</td><td>5</td><td>—</td><td>ns</td></tr><tr><td>AUDISR setup time</td><td>tAUDMDS</td><td>1</td><td>—</td><td>ms</td></tr><tr><td>AUDISR hold time</td><td>tAUDMDH</td><td>1</td><td>—</td><td>ms</td></tr></table>	Item	Symbol	Min.	Max.	Unit	AUDCK cycle time (monitor mode)	tAUCKMcy	50	—	ns	AUDCK high-level width (monitor mode)	tAUCKMH	0.4 × tAUCKMcy	—	ns	AUDCK low-level width (monitor mode)	tAUCKML	0.4 × tAUCKMcy	—	ns	AUDRST [–] setup time (monitor mode, vs. AUDCK↑)	tAURSTMS	30	—	ns	AUDRST [–] input pulse width (monitor mode)	tAURSTMW	5 × tAUCKMcy	—	ns	Monitor data output delay time (to AUDCK ↑)	tAUDTMD	—	35	ns	Monitor data input setup time (to AUDCK ↑)	tAUDTMS	15	—	ns	Monitor data input hold time (from AUDCK ↑)	tAUDTMH	5	—	ns	AUDSYNC [–] input setup time (vs. AUDCK ↑)	tAUDSYS	15	—	ns	AUDSYNC [–] input hold time (vs. AUDCK ↑)	tAUDSYH	5	—	ns	AUDISR setup time	tAUDMDS	1	—	ms	AUDISR hold time	tAUDMDH	1	—	ms	Additional Description	—	—
Item	Symbol	Min.	Max.	Unit																																																																																																																												
AUDCK cycle time (monitor mode)	tAUCKMcy	50	—	ns																																																																																																																												
AUDCK high-level width (monitor mode)	tAUCKMH	0.4 × tAUCKMcy	—	ns																																																																																																																												
AUDCK low-level width (monitor mode)	tAUCKML	0.4 × tAUCKMcy	—	ns																																																																																																																												
AUDRST [–] setup time (monitor mode, vs. AUDCK↑)	tAURSTMS	30	—	ns																																																																																																																												
AUDRST [–] input pulse width (monitor mode)	tAURSTMW	5 × tAUCKMcy	—	ns																																																																																																																												
Monitor data output delay time (to AUDCK ↑)	tAUDTMD	—	35	ns																																																																																																																												
Monitor data input setup time (to AUDCK ↑)	tAUDTMS	15	—	ns																																																																																																																												
Monitor data input hold time (from AUDCK ↑)	tAUDTMH	5	—	ns																																																																																																																												
AUDSYNC [–] input setup time (vs. AUDCK ↑)	tAUDSYS	15	—	ns																																																																																																																												
AUDSYNC [–] input hold time (vs. AUDCK ↑)	tAUDSYH	5	—	ns																																																																																																																												
Item	Symbol	Min.	Max.	Unit																																																																																																																												
AUDCK cycle time (monitor mode)	tAUCKMcy	50	—	ns																																																																																																																												
AUDCK high-level width (monitor mode)	tAUCKMH	0.4 × tAUCKMcy	—	ns																																																																																																																												
AUDCK low-level width (monitor mode)	tAUCKML	0.4 × tAUCKMcy	—	ns																																																																																																																												
AUDRST [–] setup time (monitor mode, vs. AUDCK↑)	tAURSTMS	30	—	ns																																																																																																																												
AUDRST [–] input pulse width (monitor mode)	tAURSTMW	5 × tAUCKMcy	—	ns																																																																																																																												
Monitor data output delay time (to AUDCK ↑)	tAUDTMD	—	35	ns																																																																																																																												
Monitor data input setup time (to AUDCK ↑)	tAUDTMS	15	—	ns																																																																																																																												
Monitor data input hold time (from AUDCK ↑)	tAUDTMH	5	—	ns																																																																																																																												
AUDSYNC [–] input setup time (vs. AUDCK ↑)	tAUDSYS	15	—	ns																																																																																																																												
AUDSYNC [–] input hold time (vs. AUDCK ↑)	tAUDSYH	5	—	ns																																																																																																																												
AUDISR setup time	tAUDMDS	1	—	ms																																																																																																																												
AUDISR hold time	tAUDMDH	1	—	ms																																																																																																																												
15	2884	Electrical Characteristic s	39.3.12 AUD RAM Monitor	none	<div></div> <div>Figure 39.xx Timing to reflect settings on AUDISR</div>	Additional Description	—	—																																																																																																																								
16	63	Overview	Table 1.1 Overview of Products (2/2)	<table><tr><td>Motor control</td><td>R/D converter (RDC3A)</td><td>2 units</td><td>1 unit</td></tr><tr><td></td><td>Enhanced motor control unit (EMU3): Number of units</td><td>1 unit (2 channels)</td><td>1 unit (2 channels)</td></tr><tr><td></td><td>Enhanced motor control unit (EMU3): SubCPU frequency</td><td>320 MHz</td><td>240 MHz</td></tr></table>	Motor control	R/D converter (RDC3A)	2 units	1 unit		Enhanced motor control unit (EMU3): Number of units	1 unit (2 channels)	1 unit (2 channels)		Enhanced motor control unit (EMU3): SubCPU frequency	320 MHz	240 MHz	<table><tr><td>Motor control</td><td>R/D converter (RDC3A)</td><td>2 units</td><td>1 unit</td></tr><tr><td></td><td>Enhanced motor control unit (EMU3): Number of units</td><td>1 unit (2 channels)</td><td>1 unit (1 channel)</td></tr><tr><td></td><td>Enhanced motor control unit (EMU3): SubCPU frequency</td><td>320 MHz</td><td>240 MHz</td></tr></table>	Motor control	R/D converter (RDC3A)	2 units	1 unit		Enhanced motor control unit (EMU3): Number of units	1 unit (2 channels)	1 unit (1 channel)		Enhanced motor control unit (EMU3): SubCPU frequency	320 MHz	240 MHz	Writing Error	—	—																																																																																																
Motor control	R/D converter (RDC3A)	2 units	1 unit																																																																																																																													
	Enhanced motor control unit (EMU3): Number of units	1 unit (2 channels)	1 unit (2 channels)																																																																																																																													
	Enhanced motor control unit (EMU3): SubCPU frequency	320 MHz	240 MHz																																																																																																																													
Motor control	R/D converter (RDC3A)	2 units	1 unit																																																																																																																													
	Enhanced motor control unit (EMU3): Number of units	1 unit (2 channels)	1 unit (1 channel)																																																																																																																													
	Enhanced motor control unit (EMU3): SubCPU frequency	320 MHz	240 MHz																																																																																																																													
17	157	Pins	Table 2.64 Example Handling of Unused Pins (2/2)	<table><tr><th>Category</th><th>Pins</th><th>IO</th><th>Example handling of unused pins</th><th>Internal pull-up/pull-down resistor</th></tr><tr><td>Debug system (NEXUS/LPD)</td><td>DCUTDI</td><td>I</td><td>• Leave the pin open. • Separately connect the pin with VCC via a resistor. (Serial programming mode is disabled.)</td><td>An internal pull-up resistor is included.</td></tr><tr><td></td><td>DCUTDO</td><td>O</td><td>• Leave the pin open. (Serial programming mode is disabled.)</td><td>None</td></tr><tr><td></td><td>DCUTCK</td><td>I</td><td>• Leave the pin open. • Separately connect the pin with VCC via a resistor. (Serial programming mode is disabled.)</td><td>An internal pull-up resistor is included.</td></tr><tr><td></td><td>DCUTMS</td><td>I</td><td>• Leave the pin open. • Separately connect the pin with VCC via a resistor.</td><td>An internal pull-up resistor is included.</td></tr><tr><td></td><td>DCUTRST[–]</td><td>I</td><td>Separately connect the pin with VSS via a resistor.</td><td>An internal pull-down resistor is included.</td></tr><tr><td></td><td>DCURDY</td><td>O</td><td>Leave the pin open.</td><td>None</td></tr></table>	Category	Pins	IO	Example handling of unused pins	Internal pull-up/pull-down resistor	Debug system (NEXUS/LPD)	DCUTDI	I	• Leave the pin open. • Separately connect the pin with VCC via a resistor. (Serial programming mode is disabled.)	An internal pull-up resistor is included.		DCUTDO	O	• Leave the pin open. (Serial programming mode is disabled.)	None		DCUTCK	I	• Leave the pin open. • Separately connect the pin with VCC via a resistor. (Serial programming mode is disabled.)	An internal pull-up resistor is included.		DCUTMS	I	• Leave the pin open. • Separately connect the pin with VCC via a resistor.	An internal pull-up resistor is included.		DCUTRST [–]	I	Separately connect the pin with VSS via a resistor.	An internal pull-down resistor is included.		DCURDY	O	Leave the pin open.	None	<table><tr><th>Category</th><th>Pins</th><th>IO</th><th>Example handling of unused pins</th><th>Internal pull-up/pull-down resistor</th></tr><tr><td>Debug system (NEXUS/LPD)</td><td>DCUTDI</td><td>I</td><td>• Leave the pin open. • Separately connect the pin with VCC via a resistor. (Serial programming mode is disabled.)</td><td>An internal pull-up resistor is included.</td></tr><tr><td></td><td>DCUTDO</td><td>O</td><td>• Leave the pin open. (Serial programming mode is disabled.)</td><td>None</td></tr><tr><td></td><td>DCUTCK</td><td>I</td><td>• Leave the pin open. • Separately connect the pin with VCC via a resistor. (Serial programming mode is disabled.)</td><td>An internal pull-up resistor is included.</td></tr><tr><td></td><td>DCUTMS</td><td>I</td><td>• Leave the pin open. • Separately connect the pin with VCC via a resistor.</td><td>An internal pull-up resistor is included.</td></tr><tr><td></td><td>DCUTRST[–]</td><td>I</td><td>Separately connect the pin with VSS via a resistor.</td><td>An internal pull-down resistor is included.</td></tr><tr><td></td><td>DCURDY</td><td>O</td><td>Leave the pin open.</td><td>None</td></tr></table>	Category	Pins	IO	Example handling of unused pins	Internal pull-up/pull-down resistor	Debug system (NEXUS/LPD)	DCUTDI	I	• Leave the pin open. • Separately connect the pin with VCC via a resistor. (Serial programming mode is disabled.)	An internal pull-up resistor is included.		DCUTDO	O	• Leave the pin open. (Serial programming mode is disabled.)	None		DCUTCK	I	• Leave the pin open. • Separately connect the pin with VCC via a resistor. (Serial programming mode is disabled.)	An internal pull-up resistor is included.		DCUTMS	I	• Leave the pin open. • Separately connect the pin with VCC via a resistor.	An internal pull-up resistor is included.		DCUTRST [–]	I	Separately connect the pin with VSS via a resistor.	An internal pull-down resistor is included.		DCURDY	O	Leave the pin open.	None	Writing Error	—	—																																																		
Category	Pins	IO	Example handling of unused pins	Internal pull-up/pull-down resistor																																																																																																																												
Debug system (NEXUS/LPD)	DCUTDI	I	• Leave the pin open. • Separately connect the pin with VCC via a resistor. (Serial programming mode is disabled.)	An internal pull-up resistor is included.																																																																																																																												
	DCUTDO	O	• Leave the pin open. (Serial programming mode is disabled.)	None																																																																																																																												
	DCUTCK	I	• Leave the pin open. • Separately connect the pin with VCC via a resistor. (Serial programming mode is disabled.)	An internal pull-up resistor is included.																																																																																																																												
	DCUTMS	I	• Leave the pin open. • Separately connect the pin with VCC via a resistor.	An internal pull-up resistor is included.																																																																																																																												
	DCUTRST [–]	I	Separately connect the pin with VSS via a resistor.	An internal pull-down resistor is included.																																																																																																																												
	DCURDY	O	Leave the pin open.	None																																																																																																																												
Category	Pins	IO	Example handling of unused pins	Internal pull-up/pull-down resistor																																																																																																																												
Debug system (NEXUS/LPD)	DCUTDI	I	• Leave the pin open. • Separately connect the pin with VCC via a resistor. (Serial programming mode is disabled.)	An internal pull-up resistor is included.																																																																																																																												
	DCUTDO	O	• Leave the pin open. (Serial programming mode is disabled.)	None																																																																																																																												
	DCUTCK	I	• Leave the pin open. • Separately connect the pin with VCC via a resistor. (Serial programming mode is disabled.)	An internal pull-up resistor is included.																																																																																																																												
	DCUTMS	I	• Leave the pin open. • Separately connect the pin with VCC via a resistor.	An internal pull-up resistor is included.																																																																																																																												
	DCUTRST [–]	I	Separately connect the pin with VSS via a resistor.	An internal pull-down resistor is included.																																																																																																																												
	DCURDY	O	Leave the pin open.	None																																																																																																																												

No.	PDF page (Rev.1.20)	Section	Chapter title (Chart title)	Error	Correct	Change reason	Notice situation	Note																																																																																																																																																																																																																																																																																																																																																																																																																																		
18	160	CPU System	Table 3.1 Peripheral Group Configuration (1/4)	<table><tr><th colspan="2">Table 3.1 Peripheral Group Configuration (1/4)</th></tr><tr><th>Peripheral Group</th><th>Module Name*1</th></tr><tr><td rowspan="10">CPU</td><td>INTC1</td></tr><tr><td>IPIRSS</td></tr><tr><td>IPG</td></tr><tr><td>MEV</td></tr><tr><td>PEG</td></tr><tr><td>SEG</td></tr><tr><td>TESTCOMP</td></tr><tr><td>AUDR</td></tr><tr><td>APDP[INTC2]</td></tr><tr><td>APDP[PDMA]</td></tr><tr><td rowspan="10">CPU (DEBUG) 0</td><td>DMASS</td></tr><tr><td>ECCCPU1</td></tr><tr><td>ECCCPU2</td></tr><tr><td>ECCEEP</td></tr><tr><td>ECCEEPC</td></tr><tr><td>ECCFLI</td></tr><tr><td>ECCGRAM</td></tr><tr><td>ECCIC1</td></tr><tr><td>ECCIC2</td></tr><tr><td>FAC[FCUFAREA*2]</td></tr><tr><td rowspan="10">0</td><td>FLASH[FRDCYCLO]</td></tr><tr><td>INTC2</td></tr><tr><td>MGDGR</td></tr><tr><td>MISG (CPU1, CPU2)</td></tr><tr><td>PBG[PBG0, PBG1]</td></tr><tr><td>ICUSE</td></tr><tr><td>DataFlash</td></tr><tr><td></td></tr><tr><td></td></tr><tr><td></td></tr></table>	Table 3.1 Peripheral Group Configuration (1/4)		Peripheral Group	Module Name*1	CPU	INTC1	IPIRSS	IPG	MEV	PEG	SEG	TESTCOMP	AUDR	APDP[INTC2]	APDP[PDMA]	CPU (DEBUG) 0	DMASS	ECCCPU1	ECCCPU2	ECCEEP	ECCEEPC	ECCFLI	ECCGRAM	ECCIC1	ECCIC2	FAC[FCUFAREA*2]	0	FLASH[FRDCYCLO]	INTC2	MGDGR	MISG (CPU1, CPU2)	PBG[PBG0, PBG1]	ICUSE	DataFlash				<table><tr><th colspan="2">Table 3.1 Peripheral Group Configuration (1/4)</th></tr><tr><th>Peripheral Group</th><th>Module Name*1</th></tr><tr><td rowspan="10">CPU</td><td>INTC1</td></tr><tr><td>IPIRSS</td></tr><tr><td>IPG</td></tr><tr><td>MEV</td></tr><tr><td>PEG</td></tr><tr><td>SEG</td></tr><tr><td>TESTCOMP</td></tr><tr><td>AUDR</td></tr><tr><td>APDP[INTC2]</td></tr><tr><td>APDP[PDMA]</td></tr><tr><td rowspan="10">CPU (DEBUG) 0</td><td>DMASS</td></tr><tr><td>ECCCPU1</td></tr><tr><td>ECCCPU2</td></tr><tr><td>ECCEEP</td></tr><tr><td>ECCEEPC</td></tr><tr><td>ECCFLI</td></tr><tr><td>ECCGRAM</td></tr><tr><td>ECCIC1</td></tr><tr><td>ECCIC2</td></tr><tr><td>FAC[FCUFAREA*2]</td></tr><tr><td rowspan="10">0</td><td>FLASH[FRDCYCLO]</td></tr><tr><td>INTC2</td></tr><tr><td>MGDGR</td></tr><tr><td>MISG (CPU1, CPU2)</td></tr><tr><td>PBG[PBG0, PBG1]</td></tr><tr><td>ICUSE</td></tr><tr><td>DataFlash</td></tr><tr><td>CPU[BOOTCTRL]</td></tr><tr><td></td></tr><tr><td></td></tr></table>	Table 3.1 Peripheral Group Configuration (1/4)		Peripheral Group	Module Name*1	CPU	INTC1	IPIRSS	IPG	MEV	PEG	SEG	TESTCOMP	AUDR	APDP[INTC2]	APDP[PDMA]	CPU (DEBUG) 0	DMASS	ECCCPU1	ECCCPU2	ECCEEP	ECCEEPC	ECCFLI	ECCGRAM	ECCIC1	ECCIC2	FAC[FCUFAREA*2]	0	FLASH[FRDCYCLO]	INTC2	MGDGR	MISG (CPU1, CPU2)	PBG[PBG0, PBG1]	ICUSE	DataFlash	CPU[BOOTCTRL]			Writing Error	—	—																																																																																																																																																																																																																																																																																																																																																								
Table 3.1 Peripheral Group Configuration (1/4)																																																																																																																																																																																																																																																																																																																																																																																																																																										
Peripheral Group	Module Name*1																																																																																																																																																																																																																																																																																																																																																																																																																																									
CPU	INTC1																																																																																																																																																																																																																																																																																																																																																																																																																																									
	IPIRSS																																																																																																																																																																																																																																																																																																																																																																																																																																									
	IPG																																																																																																																																																																																																																																																																																																																																																																																																																																									
	MEV																																																																																																																																																																																																																																																																																																																																																																																																																																									
	PEG																																																																																																																																																																																																																																																																																																																																																																																																																																									
	SEG																																																																																																																																																																																																																																																																																																																																																																																																																																									
	TESTCOMP																																																																																																																																																																																																																																																																																																																																																																																																																																									
	AUDR																																																																																																																																																																																																																																																																																																																																																																																																																																									
	APDP[INTC2]																																																																																																																																																																																																																																																																																																																																																																																																																																									
	APDP[PDMA]																																																																																																																																																																																																																																																																																																																																																																																																																																									
CPU (DEBUG) 0	DMASS																																																																																																																																																																																																																																																																																																																																																																																																																																									
	ECCCPU1																																																																																																																																																																																																																																																																																																																																																																																																																																									
	ECCCPU2																																																																																																																																																																																																																																																																																																																																																																																																																																									
	ECCEEP																																																																																																																																																																																																																																																																																																																																																																																																																																									
	ECCEEPC																																																																																																																																																																																																																																																																																																																																																																																																																																									
	ECCFLI																																																																																																																																																																																																																																																																																																																																																																																																																																									
	ECCGRAM																																																																																																																																																																																																																																																																																																																																																																																																																																									
	ECCIC1																																																																																																																																																																																																																																																																																																																																																																																																																																									
	ECCIC2																																																																																																																																																																																																																																																																																																																																																																																																																																									
	FAC[FCUFAREA*2]																																																																																																																																																																																																																																																																																																																																																																																																																																									
0	FLASH[FRDCYCLO]																																																																																																																																																																																																																																																																																																																																																																																																																																									
	INTC2																																																																																																																																																																																																																																																																																																																																																																																																																																									
	MGDGR																																																																																																																																																																																																																																																																																																																																																																																																																																									
	MISG (CPU1, CPU2)																																																																																																																																																																																																																																																																																																																																																																																																																																									
	PBG[PBG0, PBG1]																																																																																																																																																																																																																																																																																																																																																																																																																																									
	ICUSE																																																																																																																																																																																																																																																																																																																																																																																																																																									
	DataFlash																																																																																																																																																																																																																																																																																																																																																																																																																																									
Table 3.1 Peripheral Group Configuration (1/4)																																																																																																																																																																																																																																																																																																																																																																																																																																										
Peripheral Group	Module Name*1																																																																																																																																																																																																																																																																																																																																																																																																																																									
CPU	INTC1																																																																																																																																																																																																																																																																																																																																																																																																																																									
	IPIRSS																																																																																																																																																																																																																																																																																																																																																																																																																																									
	IPG																																																																																																																																																																																																																																																																																																																																																																																																																																									
	MEV																																																																																																																																																																																																																																																																																																																																																																																																																																									
	PEG																																																																																																																																																																																																																																																																																																																																																																																																																																									
	SEG																																																																																																																																																																																																																																																																																																																																																																																																																																									
	TESTCOMP																																																																																																																																																																																																																																																																																																																																																																																																																																									
	AUDR																																																																																																																																																																																																																																																																																																																																																																																																																																									
	APDP[INTC2]																																																																																																																																																																																																																																																																																																																																																																																																																																									
	APDP[PDMA]																																																																																																																																																																																																																																																																																																																																																																																																																																									
CPU (DEBUG) 0	DMASS																																																																																																																																																																																																																																																																																																																																																																																																																																									
	ECCCPU1																																																																																																																																																																																																																																																																																																																																																																																																																																									
	ECCCPU2																																																																																																																																																																																																																																																																																																																																																																																																																																									
	ECCEEP																																																																																																																																																																																																																																																																																																																																																																																																																																									
	ECCEEPC																																																																																																																																																																																																																																																																																																																																																																																																																																									
	ECCFLI																																																																																																																																																																																																																																																																																																																																																																																																																																									
	ECCGRAM																																																																																																																																																																																																																																																																																																																																																																																																																																									
	ECCIC1																																																																																																																																																																																																																																																																																																																																																																																																																																									
	ECCIC2																																																																																																																																																																																																																																																																																																																																																																																																																																									
	FAC[FCUFAREA*2]																																																																																																																																																																																																																																																																																																																																																																																																																																									
0	FLASH[FRDCYCLO]																																																																																																																																																																																																																																																																																																																																																																																																																																									
	INTC2																																																																																																																																																																																																																																																																																																																																																																																																																																									
	MGDGR																																																																																																																																																																																																																																																																																																																																																																																																																																									
	MISG (CPU1, CPU2)																																																																																																																																																																																																																																																																																																																																																																																																																																									
	PBG[PBG0, PBG1]																																																																																																																																																																																																																																																																																																																																																																																																																																									
	ICUSE																																																																																																																																																																																																																																																																																																																																																																																																																																									
	DataFlash																																																																																																																																																																																																																																																																																																																																																																																																																																									
	CPU[BOOTCTRL]																																																																																																																																																																																																																																																																																																																																																																																																																																									
19	213	CPU	Table 3.63 PEG Register Base Address: FFFE E600H	<table><tr><th>Address Offset</th><th>Size (byte)</th><th>Register Name</th><th>Symbol</th><th>Permi ssion</th><th>R/W</th><th colspan="4">Operable Bit</th><th>Value after Reset</th></tr><tr><th></th><th></th><th></th><th></th><th></th><th></th><th>1</th><th>8</th><th>16</th><th>32</th><th></th></tr><tr><td>+00C_H</td><td>2</td><td>PE guard PEID&SPID master decision control register</td><td>PEGSP</td><td>—</td><td>R/W</td><td>—</td><td>√</td><td>√</td><td>—</td><td>0000_H</td></tr><tr><td>+080_H</td><td>4</td><td>PE guard area mask setting register 0</td><td>PEGG0MK</td><td>—</td><td>R/W</td><td>—</td><td>√</td><td>√</td><td>√</td><td>FFE0 0000_H</td></tr><tr><td>+084_H</td><td>4</td><td>PE guard area base setting register 0</td><td>PEGG0BA</td><td>—</td><td>R/W</td><td>—</td><td>√</td><td>√</td><td>√</td><td>*1</td></tr><tr><td>+088_H</td><td>4</td><td>PE guard area SPID setting register 0</td><td>PEGG0SP</td><td>—</td><td>R/W</td><td>—</td><td>√</td><td>√</td><td>√</td><td>0000 0000_H</td></tr><tr><td>+08C_H</td><td>4</td><td>PE guard area PEID setting register 0</td><td>PEGG0PE</td><td>—</td><td>R/W</td><td>—</td><td>√</td><td>√</td><td>√</td><td>0000 0000_H</td></tr><tr><td>+090_H</td><td>4</td><td>PE guard area mask setting register 1</td><td>PEGG1MK</td><td>—</td><td>R/W</td><td>—</td><td>√</td><td>√</td><td>√</td><td>FFE0 0000_H</td></tr><tr><td>+094_H</td><td>4</td><td>PE guard area base setting register 1</td><td>PEGG1BA</td><td>—</td><td>R/W</td><td>—</td><td>√</td><td>√</td><td>√</td><td>*1</td></tr><tr><td>+098_H</td><td>4</td><td>PE guard area SPID setting register 1</td><td>PEGG1SP</td><td>—</td><td>R/W</td><td>—</td><td>√</td><td>√</td><td>√</td><td>0000 0000_H</td></tr><tr><td>+09C_H</td><td>4</td><td>PE guard area PEID setting register 1</td><td>PEGG1PE</td><td>—</td><td>R/W</td><td>—</td><td>√</td><td>√</td><td>√</td><td>0000 0000_H</td></tr><tr><td>+0A0_H</td><td>4</td><td>PE guard area mask setting register 2</td><td>PEGG2MK</td><td>—</td><td>R/W</td><td>—</td><td>√</td><td>√</td><td>√</td><td>FFE0 0000_H</td></tr><tr><td>+0A4_H</td><td>4</td><td>PE guard area base setting register 2</td><td>PEGG2BA</td><td>—</td><td>R/W</td><td>—</td><td>√</td><td>√</td><td>√</td><td>*1</td></tr><tr><td>+0A8_H</td><td>4</td><td>PE guard area SPID setting register 2</td><td>PEGG2SP</td><td>—</td><td>R/W</td><td>—</td><td>√</td><td>√</td><td>√</td><td>0000 0000_H</td></tr><tr><td>+0AC_H</td><td>4</td><td>PE guard area PEID setting register 2</td><td>PEGG2PE</td><td>—</td><td>R/W</td><td>—</td><td>√</td><td>√</td><td>√</td><td>0000 0000_H</td></tr><tr><td>+0B0_H</td><td>4</td><td>PE guard area mask setting register 3</td><td>PEGG3MK</td><td>—</td><td>R/W</td><td>—</td><td>√</td><td>√</td><td>√</td><td>FFE0 0000_H</td></tr><tr><td>+0B4_H</td><td>4</td><td>PE guard area base setting register 3</td><td>PEGG3BA</td><td>—</td><td>R/W</td><td>—</td><td>√</td><td>√</td><td>√</td><td>*1</td></tr><tr><td>+0B8_H</td><td>4</td><td>PE guard area SPID setting register 3</td><td>PEGG3SP</td><td>—</td><td>R/W</td><td>—</td><td>√</td><td>√</td><td>√</td><td>0000 0000_H</td></tr><tr><td>+0BC_H</td><td>4</td><td>PE guard area PEID setting register 3</td><td>PEGG3PE</td><td>—</td><td>R/W</td><td>—</td><td>√</td><td>√</td><td>√</td><td>0000 0000_H</td></tr></table> <p>Note 1. This value is FEA0_0000_H for CPU1 (PE1), FE80_0000_H for CPU2 (PE2), and FE60_0000_H for the SubCPU (PE3).</p>	Address Offset	Size (byte)	Register Name	Symbol	Permi ssion	R/W	Operable Bit				Value after Reset							1	8	16	32		+00C _H	2	PE guard PEID&SPID master decision control register	PEGSP	—	R/W	—	√	√	—	0000 _H	+080 _H	4	PE guard area mask setting register 0	PEGG0MK	—	R/W	—	√	√	√	FFE0 0000 _H	+084 _H	4	PE guard area base setting register 0	PEGG0BA	—	R/W	—	√	√	√	*1	+088 _H	4	PE guard area SPID setting register 0	PEGG0SP	—	R/W	—	√	√	√	0000 0000 _H	+08C _H	4	PE guard area PEID setting register 0	PEGG0PE	—	R/W	—	√	√	√	0000 0000 _H	+090 _H	4	PE guard area mask setting register 1	PEGG1MK	—	R/W	—	√	√	√	FFE0 0000 _H	+094 _H	4	PE guard area base setting register 1	PEGG1BA	—	R/W	—	√	√	√	*1	+098 _H	4	PE guard area SPID setting register 1	PEGG1SP	—	R/W	—	√	√	√	0000 0000 _H	+09C _H	4	PE guard area PEID setting register 1	PEGG1PE	—	R/W	—	√	√	√	0000 0000 _H	+0A0 _H	4	PE guard area mask setting register 2	PEGG2MK	—	R/W	—	√	√	√	FFE0 0000 _H	+0A4 _H	4	PE guard area base setting register 2	PEGG2BA	—	R/W	—	√	√	√	*1	+0A8 _H	4	PE guard area SPID setting register 2	PEGG2SP	—	R/W	—	√	√	√	0000 0000 _H	+0AC _H	4	PE guard area PEID setting register 2	PEGG2PE	—	R/W	—	√	√	√	0000 0000 _H	+0B0 _H	4	PE guard area mask setting register 3	PEGG3MK	—	R/W	—	√	√	√	FFE0 0000 _H	+0B4 _H	4	PE guard area base setting register 3	PEGG3BA	—	R/W	—	√	√	√	*1	+0B8 _H	4	PE guard area SPID setting register 3	PEGG3SP	—	R/W	—	√	√	√	0000 0000 _H	+0BC _H	4	PE guard area PEID setting register 3	PEGG3PE	—	R/W	—	√	√	√	0000 0000 _H	<table><tr><th>Address Offset</th><th>Size (byte)</th><th>Register Name</th><th>Symbol</th><th>Permi ssion*2</th><th>R/W</th><th colspan="4">Operable Bit</th><th>Value after Reset</th></tr><tr><th></th><th></th><th></th><th></th><th></th><th></th><th>1</th><th>8</th><th>16</th><th>32</th><th></th></tr><tr><td>+00C_H</td><td>2</td><td>PE guard PEID&SPID master decision control register</td><td>PEGSP</td><td>SV</td><td>R/W</td><td>—</td><td>√</td><td>√</td><td>—</td><td>0000_H</td></tr><tr><td>+080_H</td><td>4</td><td>PE guard area mask setting register 0</td><td>PEGG0MK</td><td>SV</td><td>R/W</td><td>—</td><td>√</td><td>√</td><td>√</td><td>FFE0 0000_H</td></tr><tr><td>+084_H</td><td>4</td><td>PE guard area base setting register 0</td><td>PEGG0BA</td><td>SV</td><td>R/W</td><td>—</td><td>√</td><td>√</td><td>√</td><td>*1</td></tr><tr><td>+088_H</td><td>4</td><td>PE guard area SPID setting register 0</td><td>PEGG0SP</td><td>SV</td><td>R/W</td><td>—</td><td>√</td><td>√</td><td>√</td><td>0000 0000_H</td></tr><tr><td>+08C_H</td><td>4</td><td>PE guard area PEID setting register 0</td><td>PEGG0PE</td><td>SV</td><td>R/W</td><td>—</td><td>√</td><td>√</td><td>√</td><td>0000 0000_H</td></tr><tr><td>+090_H</td><td>4</td><td>PE guard area mask setting register 1</td><td>PEGG1MK</td><td>SV</td><td>R/W</td><td>—</td><td>√</td><td>√</td><td>√</td><td>FFE0 0000_H</td></tr><tr><td>+094_H</td><td>4</td><td>PE guard area base setting register 1</td><td>PEGG1BA</td><td>SV</td><td>R/W</td><td>—</td><td>√</td><td>√</td><td>√</td><td>*1</td></tr><tr><td>+098_H</td><td>4</td><td>PE guard area SPID setting register 1</td><td>PEGG1SP</td><td>SV</td><td>R/W</td><td>—</td><td>√</td><td>√</td><td>√</td><td>0000 0000_H</td></tr><tr><td>+09C_H</td><td>4</td><td>PE guard area PEID setting register 1</td><td>PEGG1PE</td><td>SV</td><td>R/W</td><td>—</td><td>√</td><td>√</td><td>√</td><td>0000 0000_H</td></tr><tr><td>+0A0_H</td><td>4</td><td>PE guard area mask setting register 2</td><td>PEGG2MK</td><td>SV</td><td>R/W</td><td>—</td><td>√</td><td>√</td><td>√</td><td>FFE0 0000_H</td></tr><tr><td>+0A4_H</td><td>4</td><td>PE guard area base setting register 2</td><td>PEGG2BA</td><td>SV</td><td>R/W</td><td>—</td><td>√</td><td>√</td><td>√</td><td>*1</td></tr><tr><td>+0A8_H</td><td>4</td><td>PE guard area SPID setting register 2</td><td>PEGG2SP</td><td>SV</td><td>R/W</td><td>—</td><td>√</td><td>√</td><td>√</td><td>0000 0000_H</td></tr><tr><td>+0AC_H</td><td>4</td><td>PE guard area PEID setting register 2</td><td>PEGG2PE</td><td>SV</td><td>R/W</td><td>—</td><td>√</td><td>√</td><td>√</td><td>0000 0000_H</td></tr><tr><td>+0B0_H</td><td>4</td><td>PE guard area mask setting register 3</td><td>PEGG3MK</td><td>SV</td><td>R/W</td><td>—</td><td>√</td><td>√</td><td>√</td><td>FFE0 0000_H</td></tr><tr><td>+0B4_H</td><td>4</td><td>PE guard area base setting register 3</td><td>PEGG3BA</td><td>SV</td><td>R/W</td><td>—</td><td>√</td><td>√</td><td>√</td><td>*1</td></tr><tr><td>+0B8_H</td><td>4</td><td>PE guard area SPID setting register 3</td><td>PEGG3SP</td><td>SV</td><td>R/W</td><td>—</td><td>√</td><td>√</td><td>√</td><td>0000 0000_H</td></tr><tr><td>+0BC_H</td><td>4</td><td>PE guard area PEID setting register 3</td><td>PEGG3PE</td><td>SV</td><td>R/W</td><td>—</td><td>√</td><td>√</td><td>√</td><td>0000 0000_H</td></tr></table> <p>Note 1. This value is FEA0_0000_H for CPU1 (PE1), FE80_0000_H for CPU2 (PE2), and FE60_0000_H for the SubCPU (PE3).</p> <p>Note 2. The registers with "SV" are only accessible in SV mode (UM = 0).</p>	Address Offset	Size (byte)	Register Name	Symbol	Permi ssion*2	R/W	Operable Bit				Value after Reset							1	8	16	32		+00C _H	2	PE guard PEID&SPID master decision control register	PEGSP	SV	R/W	—	√	√	—	0000 _H	+080 _H	4	PE guard area mask setting register 0	PEGG0MK	SV	R/W	—	√	√	√	FFE0 0000 _H	+084 _H	4	PE guard area base setting register 0	PEGG0BA	SV	R/W	—	√	√	√	*1	+088 _H	4	PE guard area SPID setting register 0	PEGG0SP	SV	R/W	—	√	√	√	0000 0000 _H	+08C _H	4	PE guard area PEID setting register 0	PEGG0PE	SV	R/W	—	√	√	√	0000 0000 _H	+090 _H	4	PE guard area mask setting register 1	PEGG1MK	SV	R/W	—	√	√	√	FFE0 0000 _H	+094 _H	4	PE guard area base setting register 1	PEGG1BA	SV	R/W	—	√	√	√	*1	+098 _H	4	PE guard area SPID setting register 1	PEGG1SP	SV	R/W	—	√	√	√	0000 0000 _H	+09C _H	4	PE guard area PEID setting register 1	PEGG1PE	SV	R/W	—	√	√	√	0000 0000 _H	+0A0 _H	4	PE guard area mask setting register 2	PEGG2MK	SV	R/W	—	√	√	√	FFE0 0000 _H	+0A4 _H	4	PE guard area base setting register 2	PEGG2BA	SV	R/W	—	√	√	√	*1	+0A8 _H	4	PE guard area SPID setting register 2	PEGG2SP	SV	R/W	—	√	√	√	0000 0000 _H	+0AC _H	4	PE guard area PEID setting register 2	PEGG2PE	SV	R/W	—	√	√	√	0000 0000 _H	+0B0 _H	4	PE guard area mask setting register 3	PEGG3MK	SV	R/W	—	√	√	√	FFE0 0000 _H	+0B4 _H	4	PE guard area base setting register 3	PEGG3BA	SV	R/W	—	√	√	√	*1	+0B8 _H	4	PE guard area SPID setting register 3	PEGG3SP	SV	R/W	—	√	√	√	0000 0000 _H	+0BC _H	4	PE guard area PEID setting register 3	PEGG3PE	SV	R/W	—	√	√	√	0000 0000 _H	Description Change	TN-RH8-B0281A/E	—
Address Offset	Size (byte)	Register Name	Symbol	Permi ssion	R/W	Operable Bit				Value after Reset																																																																																																																																																																																																																																																																																																																																																																																																																																
						1	8	16	32																																																																																																																																																																																																																																																																																																																																																																																																																																	
+00C _H	2	PE guard PEID&SPID master decision control register	PEGSP	—	R/W	—	√	√	—	0000 _H																																																																																																																																																																																																																																																																																																																																																																																																																																
+080 _H	4	PE guard area mask setting register 0	PEGG0MK	—	R/W	—	√	√	√	FFE0 0000 _H																																																																																																																																																																																																																																																																																																																																																																																																																																
+084 _H	4	PE guard area base setting register 0	PEGG0BA	—	R/W	—	√	√	√	*1																																																																																																																																																																																																																																																																																																																																																																																																																																
+088 _H	4	PE guard area SPID setting register 0	PEGG0SP	—	R/W	—	√	√	√	0000 0000 _H																																																																																																																																																																																																																																																																																																																																																																																																																																
+08C _H	4	PE guard area PEID setting register 0	PEGG0PE	—	R/W	—	√	√	√	0000 0000 _H																																																																																																																																																																																																																																																																																																																																																																																																																																
+090 _H	4	PE guard area mask setting register 1	PEGG1MK	—	R/W	—	√	√	√	FFE0 0000 _H																																																																																																																																																																																																																																																																																																																																																																																																																																
+094 _H	4	PE guard area base setting register 1	PEGG1BA	—	R/W	—	√	√	√	*1																																																																																																																																																																																																																																																																																																																																																																																																																																
+098 _H	4	PE guard area SPID setting register 1	PEGG1SP	—	R/W	—	√	√	√	0000 0000 _H																																																																																																																																																																																																																																																																																																																																																																																																																																
+09C _H	4	PE guard area PEID setting register 1	PEGG1PE	—	R/W	—	√	√	√	0000 0000 _H																																																																																																																																																																																																																																																																																																																																																																																																																																
+0A0 _H	4	PE guard area mask setting register 2	PEGG2MK	—	R/W	—	√	√	√	FFE0 0000 _H																																																																																																																																																																																																																																																																																																																																																																																																																																
+0A4 _H	4	PE guard area base setting register 2	PEGG2BA	—	R/W	—	√	√	√	*1																																																																																																																																																																																																																																																																																																																																																																																																																																
+0A8 _H	4	PE guard area SPID setting register 2	PEGG2SP	—	R/W	—	√	√	√	0000 0000 _H																																																																																																																																																																																																																																																																																																																																																																																																																																
+0AC _H	4	PE guard area PEID setting register 2	PEGG2PE	—	R/W	—	√	√	√	0000 0000 _H																																																																																																																																																																																																																																																																																																																																																																																																																																
+0B0 _H	4	PE guard area mask setting register 3	PEGG3MK	—	R/W	—	√	√	√	FFE0 0000 _H																																																																																																																																																																																																																																																																																																																																																																																																																																
+0B4 _H	4	PE guard area base setting register 3	PEGG3BA	—	R/W	—	√	√	√	*1																																																																																																																																																																																																																																																																																																																																																																																																																																
+0B8 _H	4	PE guard area SPID setting register 3	PEGG3SP	—	R/W	—	√	√	√	0000 0000 _H																																																																																																																																																																																																																																																																																																																																																																																																																																
+0BC _H	4	PE guard area PEID setting register 3	PEGG3PE	—	R/W	—	√	√	√	0000 0000 _H																																																																																																																																																																																																																																																																																																																																																																																																																																
Address Offset	Size (byte)	Register Name	Symbol	Permi ssion*2	R/W	Operable Bit				Value after Reset																																																																																																																																																																																																																																																																																																																																																																																																																																
						1	8	16	32																																																																																																																																																																																																																																																																																																																																																																																																																																	
+00C _H	2	PE guard PEID&SPID master decision control register	PEGSP	SV	R/W	—	√	√	—	0000 _H																																																																																																																																																																																																																																																																																																																																																																																																																																
+080 _H	4	PE guard area mask setting register 0	PEGG0MK	SV	R/W	—	√	√	√	FFE0 0000 _H																																																																																																																																																																																																																																																																																																																																																																																																																																
+084 _H	4	PE guard area base setting register 0	PEGG0BA	SV	R/W	—	√	√	√	*1																																																																																																																																																																																																																																																																																																																																																																																																																																
+088 _H	4	PE guard area SPID setting register 0	PEGG0SP	SV	R/W	—	√	√	√	0000 0000 _H																																																																																																																																																																																																																																																																																																																																																																																																																																
+08C _H	4	PE guard area PEID setting register 0	PEGG0PE	SV	R/W	—	√	√	√	0000 0000 _H																																																																																																																																																																																																																																																																																																																																																																																																																																
+090 _H	4	PE guard area mask setting register 1	PEGG1MK	SV	R/W	—	√	√	√	FFE0 0000 _H																																																																																																																																																																																																																																																																																																																																																																																																																																
+094 _H	4	PE guard area base setting register 1	PEGG1BA	SV	R/W	—	√	√	√	*1																																																																																																																																																																																																																																																																																																																																																																																																																																
+098 _H	4	PE guard area SPID setting register 1	PEGG1SP	SV	R/W	—	√	√	√	0000 0000 _H																																																																																																																																																																																																																																																																																																																																																																																																																																
+09C _H	4	PE guard area PEID setting register 1	PEGG1PE	SV	R/W	—	√	√	√	0000 0000 _H																																																																																																																																																																																																																																																																																																																																																																																																																																
+0A0 _H	4	PE guard area mask setting register 2	PEGG2MK	SV	R/W	—	√	√	√	FFE0 0000 _H																																																																																																																																																																																																																																																																																																																																																																																																																																
+0A4 _H	4	PE guard area base setting register 2	PEGG2BA	SV	R/W	—	√	√	√	*1																																																																																																																																																																																																																																																																																																																																																																																																																																
+0A8 _H	4	PE guard area SPID setting register 2	PEGG2SP	SV	R/W	—	√	√	√	0000 0000 _H																																																																																																																																																																																																																																																																																																																																																																																																																																
+0AC _H	4	PE guard area PEID setting register 2	PEGG2PE	SV	R/W	—	√	√	√	0000 0000 _H																																																																																																																																																																																																																																																																																																																																																																																																																																
+0B0 _H	4	PE guard area mask setting register 3	PEGG3MK	SV	R/W	—	√	√	√	FFE0 0000 _H																																																																																																																																																																																																																																																																																																																																																																																																																																
+0B4 _H	4	PE guard area base setting register 3	PEGG3BA	SV	R/W	—	√	√	√	*1																																																																																																																																																																																																																																																																																																																																																																																																																																
+0B8 _H	4	PE guard area SPID setting register 3	PEGG3SP	SV	R/W	—	√	√	√	0000 0000 _H																																																																																																																																																																																																																																																																																																																																																																																																																																
+0BC _H	4	PE guard area PEID setting register 3	PEGG3PE	SV	R/W	—	√	√	√	0000 0000 _H																																																																																																																																																																																																																																																																																																																																																																																																																																
20	707	RLIN3	13.9 LIN Self-Test Mode	Regardless of the setting of the baud rate related registers, the baud rate operates at the LIN communication clock source/16 [bps]. (The NSPB bits in the RLN3nLWBR register should be set to 0000 _B or 1111 _B .)	Regardless of the setting of the baud rate related registers, the baud rate operates at the LIN communication clock source/16 [bps]. (The NSPB bits in the RLN3nLWBR register should be set to 0000 _B or 1111 _B .) (The LPRS bits in the RLN3nLWBR register should be set to 000 _B .)	Description Change	TN-RH8-B0258A/E	—																																																																																																																																																																																																																																																																																																																																																																																																																																		
21	709	RLIN3	13.9.2 Transmission in LIN Master Self-Test Mode	● Set the baud rate, noise filter, and interrupt output related registers. RLN3nLWBR register = 0000 xxx _B *1	● Set the baud rate, noise filter, and interrupt output related registers. RLN3nLWBR register = 0000 000x _B	Description Change	TN-RH8-B0258A/E	—																																																																																																																																																																																																																																																																																																																																																																																																																																		
22	710	RLIN3	13.9.3 Reception in LIN Master Self-Test Mode	● Set the baud rate, noise filter, and interrupt output related registers. RLN3nLWBR register = 0000 xxx _B *1	● Set the baud rate, noise filter, and interrupt output related registers. RLN3nLWBR register = 0000 000x _B	Description Change	TN-RH8-B0258A/E	—																																																																																																																																																																																																																																																																																																																																																																																																																																		
23	711	RLIN3	13.9.4 Transmission in LIN Slave Self-Test Mode	● Set the baud rate, noise filter, and interrupt output related registers. RLN3nLWBR register = 0000 xxx0 _B *1	● Set the baud rate, noise filter, and interrupt output related registers. RLN3nLWBR register = 0000 0000 _B	Description Change	TN-RH8-B0258A/E	—																																																																																																																																																																																																																																																																																																																																																																																																																																		
24	712	RLIN3	13.9.5 Reception in LIN Slave Self-Test Mode	● Set the baud rate, noise filter, and interrupt output related registers. RLN3nLWBR register = 0000 xxx0 _B *1	● Set the baud rate, noise filter, and interrupt output related registers. RLN3nLWBR register = 0000 0000 _B	Description Change	TN-RH8-B0258A/E	—																																																																																																																																																																																																																																																																																																																																																																																																																																		
25	712	RLIN3	13.9.5 Reception in LIN Slave Self-Test Mode	To execute a self-test on LIN slave reception, perform the procedure below:○	To execute a self-test on LIN slave reception, perform the procedure below:	Writing Error	—	—																																																																																																																																																																																																																																																																																																																																																																																																																																		
26	849	RS-CANFD	14.3.13.3 RSCANnTHLPCTRm	At this time, the THLMC[4:0] (transmit history buffer unread data counter) value in the RSCANnTHLSTSm register is decremented.	At this time, the THLMC[4:0] (transmit history buffer unread data counter) value in the RSCANnTHLSTSm register is decremented by 1.	Writing Error	—	—																																																																																																																																																																																																																																																																																																																																																																																																																																		
27	1005	RS-CANFD	14.4.14.3 RSCFDnCFDTHLPCTRm	At this time, the THLMC[4:0] (transmit history buffer unread data counter) value in the RSCFDnCFDTHLSTSm register is decremented.	At this time, the THLMC[4:0] (transmit history buffer unread data counter) value in the RSCFDnCFDTHLSTSm register is decremented by 1.	Writing Error	—	—																																																																																																																																																																																																																																																																																																																																																																																																																																		

No.	PDF page (Rev.1.20)	Section	Chapter title (Chart title)	Error	Correct	Change reason	Notice situation	Note
28	1032	RS-CANFD	14.8.1 Transmit Priority Determination	When messages are retransmitted due to an arbitration–lost or an error, transmit priority determination is made again regardless of the TPRI bit.	When messages are retransmitted due to an arbitration–lost or an error, transmit priority determination is made again according to the TPRI bit.	Writing Error	–	–
29	1051	RS-CANFD	14.11.1.4 Receive Rule Setting	Up to 16 receive rules can be registered per page. Specify pages 0 to 23 (for 6 –channel unit) by the AFLPN[4:0] bits in the RSCFDn(CFD)GAFLECTR register.	Up to 16 receive rules can be registered per page. Specify pages 0 to 15 (for 4 –channel unit) by the AFLPN[4:0] bits in the RSCFDn(CFD)GAFLECTR register.	Writing Error	–	–
30	1059	RS-CANFD	14.11.2.2 FIFO Buffer Reading Procedure	When received messages have been stored in one or more receive FIFO buffers or a transmit/receive FIFO buffer that is set to receive mode or gateway mode, the corresponding message count display counter (RFMC[7:0] bits in the RSCFDn(CFD)RFSTSx register (x = 0 to 7) or CFMC[7:0] bits in the RSCFDn(CFD)CFSTSk register (k = 0 to 11)) is incremented.	When received messages have been stored in one or more receive FIFO buffers or a transmit/receive FIFO buffer that is set to receive mode or gateway mode, the corresponding message count display counter (RFMC[7:0] bits in the RSCFDn(CFD)RFSTSx register (x = 0 to 7) or CFMC[7:0] bits in the RSCFDn(CFD)CFSTSk register (k = 0 to 11)) is incremented by 1 .	Writing Error	–	–
31	1063	RS-CANFD	14.11.2.3 FIFO Buffer Reading Procedure by DMA Transfer	Note 1. · For receive FIFO buffers RCFDCnCFDRFIDx, RCFDCnCFDRFPTRx, RCFDCnCFDRFFDSTx, RCFDCnCFDRFDFd.x · For transmit/receive FIFO buffers RCFDCnCFDCFIDk, RCFDCnCFDCFPTRk, RCFDCnCFDCFFDCSTk, RCFDCnCFDCFDFd.k	Note 1. · For receive FIFO buffers RSCFDnCFDRFIDx, RSCFDnCFDRFPTRx, RSCFDnCFDRFFDSTx, RSCFDnCFDRFDFd.x · For transmit/receive FIFO buffers RSCFDnCFDCFIDk, RSCFDnCFDCFPTRk, RSCFDnCFDCFFDCSTk, RSCFDnCFDCFDFd.k	Writing Error	–	–
32	1160	OS Timer	17.2.2 Block Diagram	The following block diagram shows the main components of the OSTM.	The following block diagram shows the main components of the OSTM. This product does not implement OSTMnTTOUT output.	Writing Error	–	–
33	1576	TSG3	20.2.1 Functional Overview	<ul style="list-style-type: none"> ● Reload mode – Writing to TSG3nCMP1E enables reload (the reload request flag (TSG3nRSF) is set), and allows simultaneous transfer of the values of multiple registers. – Data can be transferred at peak/trough/peak or trough reload timing – Reload request flag (TSG3nRSF) – Register address assignment allowing DMA transfer 	<ul style="list-style-type: none"> ● Reload mode – Writing to TSG3nCMP1E enables reload (the reload request flag (TSG3nRSF) is set), and allows simultaneous transfer of the values of multiple registers. – Data can be transferred at peak/trough/peak or trough reload timing – Reload request flag (TSG3nRSF) – Register address assignment allowing DMA transfer – Reload skipping 	Writing Error	–	–
34	1577	TSG3	20.2.1 Functional Overview	Reload skipping <ul style="list-style-type: none"> ● HT–PWM mode – 0 to 100% PWM duty cycle output is possible (with possible dead time reduction). – The LSB in the compare register can be used to append an additional pulse to the PWM output during count up, thus improving the output resolution without extra load on software. 	<ul style="list-style-type: none"> ● HT–PWM mode – 0 to 100% PWM duty cycle output is possible (with possible dead time reduction). – The LSB in the compare register can be used to append an additional pulse to the PWM output during count up, thus improving the output resolution without extra load on software. 	Writing Error	–	–
35	1688	TSG3	Figure 20.48 Example of Error Interrupt (INTTSG3nIER) Generation (PWM Mode)	<p>Figure 20.48 Example of Error Interrupt (INTTSG3nIER) Generation (PWM Mode)</p>	<p>Figure 20.48 Example of Error Interrupt (INTTSG3nIER) Generation (PWM Mode)</p>	Writing Error	–	–
36	1700	TSG3	Figure 20.54 Example of Dead Time Control between TSG3nO1 and TSG3nO2 Outputs (2/2)	<ul style="list-style-type: none"> ● TSG3nCMP1E + TSG3nDTC1 ≥ TSG3nCMP0E + TSG3nCMP2E (TSG3nO2 stays inactive) ● TSG3nCMP2E + TSG3nDTC0 ≥ TSG3nCMP0E + TSG3nCMP1E (TSG3nO1 stays inactive) 	<ul style="list-style-type: none"> ● TSG3nCMP1E + TSG3nDTC1 ≥ TSG3nCMP0E + TSG3nCMP3E (TSG3nO2 stays inactive) ● TSG3nCMP3E + TSG3nDTC0 ≥ TSG3nCMP0E + TSG3nCMP1E (TSG3nO1 stays inactive) 	Writing Error	–	–
37	1700	TSG3	Figure 20.54 Example of Dead Time Control between TSG3nO1 and TSG3nO2 Outputs (2/2)	At (4), the falling edge (inactive) of the TSG3nO1 output is caused by the simultaneous active state detected and the dead time counter starts counting . After the end of the dead time counter operation, the TSG3nO2 output becomes active.	At (4), the falling edge (inactive) of the TSG3nO1 output is caused by the simultaneous active state detected. The dead time counter starts counting after compare match with the TSG3nCMP1 register. After the end of the dead time counter operation, the TSG3nO2 output becomes active.	Writing Error	–	–

No.	PDF page (Rev.1.20)	Section	Chapter title (Chart title)	Error	Correct	Change reason	Notice situation	Note																								
38	1700	TSG3	Figure 20.54 Example of Dead Time Control between TSG3nO1 and TSG3nO2 Outputs (2/2)	<div></div> <div>Figure 20.54 Example of Dead Time Control between TSG3nO1 and TSG3nO2 Outputs (2/2)</div>	<div></div> <div>Figure 20.54 Example of Dead Time Control between TSG3nO1 and TSG3nO2 Outputs (2/2)</div>	Writing Error	-	-																								
39	1812	TAPA	Table 21.17 Operation of the Hi-Z Start Trigger (TAPAnOPHS)	<div><div>TAPAnOPHS</div><div>Operation</div><div>0/1</div><div>Writing 1 to the TAPAnOPHS0 bit places the TAPAnTHZOUT0, TAPAnTHZOUT1, and TAPAnTHZOUT2 signals at the low level.</div></div>	<div><div>TAPAnDCM</div><div>Operation</div><div>0/1</div><div>Writing 1 to the TAPAnOPHS0 bit places the TAPAnTHZOUT0, TAPAnTHZOUT1, and TAPAnTHZOUT2 signals at the low level.</div></div>	Writing Error	-	-																								
40	1812	TAPA	Table 21.18 Operation of the Hi-Z Stop Trigger (TAPAnOPHT) during Hi-Z Control in Response to Asynchronous Input	<div><div>TAPAnOPHT</div><div>Operation</div><div>0</div><div>Writing 1 to the TAPAnOPHT0 bit places the TAPAnTHZOUT0, TAPAnTHZOUT1, and TAPAnTHZOUT2 signals at the high level.</div><div>1</div><div>If TAPAnTHASIN is at the inactive level, writing 1 to the TAPAnOPHT0 bit places the TAPAnTHZOUT0, TAPAnTHZOUT1, and TAPAnTHZOUT2 signals at the high level. If TAPAnTHASIN is at the active level, writing of 1 to the TAPAnOPHT0 bit is ignored.</div></div>	<div><div>TAPAnDCM</div><div>Operation</div><div>0</div><div>Writing 1 to the TAPAnOPHT0 bit places the TAPAnTHZOUT0, TAPAnTHZOUT1, and TAPAnTHZOUT2 signals at the high level.</div><div>1</div><div>If TAPAnTHASIN is at the inactive level, writing 1 to the TAPAnOPHT0 bit places the TAPAnTHZOUT0, TAPAnTHZOUT1, and TAPAnTHZOUT2 signals at the high level. If TAPAnTHASIN is at the active level, writing of 1 to the TAPAnOPHT0 bit is ignored.</div></div>	Writing Error	-	-																								
41	2079	PIC	Figure 24.79 Block Diagram of PIC2D	<div></div>	<div></div>	Writing Error	-	-																								
42	2379	RDC3A	Table 26.31 RDC3AnDIAG1 Register Contents (2/2)	<div>8 ERRST Error Signal Reset Bit Writing 1 to this bit resets the register bits listed below to 0. Note that each of these bits remains at 1 if an error is continuous. This bit becomes 0 after two clock cycles have elapsed following it being set to 1. Register bits: ERHD, ERDEXC, ERDSBC, ERDSBS, ERDP2, ERDCNV, ERDR1 to 4V</div>	<div>8 ERRST Error Signal Reset Bit Writing 1 to this bit resets the register bits listed below to 0. Note that each of these bits remains at 1 if an error is continuous. This bit becomes 0 after two clock cycles have elapsed following it being set to 1. Register bits: ERHD, ERDEXC, ERDSBC, ERDSBS, ERDP2, ERDCNV, ERDR1 to 2V,ERDS1 to 4V,ERDR1 to 2G,ERDS1 to 4G</div>	Writing Error	-	-																								
43	2399	RDC3A	Table 26.46 Data Selection	<table><tr><th>DATASEL[5:0]</th><th>Output Signal</th><th>Output Destination DATA[X:X]</th></tr><tr><td>11.1011</td><td>12-bit AD output code [11:0]</td><td>[11:0]</td></tr><tr><td>10.1111</td><td>Control variation value [7:0] in angular conversion mode 1</td><td>[7:0]</td></tr><tr><td>00.0101</td><td>Control variation value [7:0] in angular conversion mode 0</td><td>[7:0]</td></tr></table>	DATASEL[5:0]	Output Signal	Output Destination DATA[X:X]	11.1011	12-bit AD output code [11:0]	[11:0]	10.1111	Control variation value [7:0] in angular conversion mode 1	[7:0]	00.0101	Control variation value [7:0] in angular conversion mode 0	[7:0]	<table><tr><th>DATSEL[5:0]</th><th>Output Signal</th><th>Output Destination DATA[X:X]</th></tr><tr><td>11.1011</td><td>12-bit AD output code [11:0]</td><td>[11:0]</td></tr><tr><td>10.1111</td><td>Control variation value [7:0] in angular conversion mode 1</td><td>[7:0]</td></tr><tr><td>00.0101</td><td>Control variation value [7:0] in angular conversion mode 0</td><td>[7:0]</td></tr></table>	DATSEL[5:0]	Output Signal	Output Destination DATA[X:X]	11.1011	12-bit AD output code [11:0]	[11:0]	10.1111	Control variation value [7:0] in angular conversion mode 1	[7:0]	00.0101	Control variation value [7:0] in angular conversion mode 0	[7:0]	Writing Error	-	-
DATASEL[5:0]	Output Signal	Output Destination DATA[X:X]																														
11.1011	12-bit AD output code [11:0]	[11:0]																														
10.1111	Control variation value [7:0] in angular conversion mode 1	[7:0]																														
00.0101	Control variation value [7:0] in angular conversion mode 0	[7:0]																														
DATSEL[5:0]	Output Signal	Output Destination DATA[X:X]																														
11.1011	12-bit AD output code [11:0]	[11:0]																														
10.1111	Control variation value [7:0] in angular conversion mode 1	[7:0]																														
00.0101	Control variation value [7:0] in angular conversion mode 0	[7:0]																														

No.	PDF page (Rev.1.20)	Section	Chapter title (Chart title)	Error	Correct	Change reason	Notice situation	Note
44	2405	RDC3A	Table 26.51 RDC3AnDCUR0 Register Contents	<div><div>5</div><div>SYNCSL</div><div>Synchronous Detection Setting in Angular Conversion Mode 1 (ADRD = 1)</div><div>b5</div><div>0: Synchronous detection setting 0</div><div>1: Synchronous detection setting 1</div></div>	<div><div>5</div><div>SYNCSL</div><div>Synchronous Detection Setting in Angular Conversion Mode 1 (ADRD = 1)</div><div>b5</div><div>0: Synchronous detection setting 0</div><div>1: Synchronous detection setting 1</div></div> <div>In Angular Conversion Mode 0 (ADRD = 0), set this bit to 0.</div>	Description Change	TN-RH8-B0314A/E	–
45	2406	RDC3A	Table 26.52 RDC3AnDCUR1 Register Contents	<div><div>13</div><div>DCCRSTP</div><div>DC Error Correction Setting in Angular Conversion Mode 1 (ADRD = 1)</div><div>b13</div><div>0: DC correction enabled</div><div>1: DC correction disabled</div></div> <div>Be sure to set this bit to 1 when the DC resolver is used.</div>	<div><div>13</div><div>DCCRSTP</div><div>DC Error Correction Setting in Angular Conversion Mode 1 (ADRD = 1)</div><div>b13</div><div>0: DC correction enabled</div><div>1: DC correction disabled</div></div> <div>Be sure to set this bit to 1 when the DC resolver is used.</div> <div>This setting has no effect when Angular Conversion Mode 0 (ADRD = 0).</div>	Description Change	TN-RH8-B0314A/E	–
46	2439	RDC3A	26.4.5.1 Built-in Self- Test Function	The BISTs are categorized into two groups depending on their execution timing as follows: ● Execution is possible during angle conversion and when starting up the power (short-period BIST): ADBIST, resolver signal error detection BIST, resolver signal disconnect detection BIST, power short error BIST, ground short error BIST, sum-of-squares amplitude error detection BIST (high side), sum-of-squares amplitude error detection BIST (low side) ● Execution is possible when starting up the power: angle conversion BIST, conversion error BIST	The BISTs are categorized into two groups depending on their execution timing as follows: ● Execution is possible during angle conversion and when starting up the power (short-period BIST): ADBIST, resolver signal error detection BIST, resolver signal disconnect detection BIST, power short error BIST, ground short error BIST, sum-of-squares amplitude error detection BIST (high side), sum-of-squares amplitude error detection BIST (low side) ● Execution is possible when starting up the power: angle conversion BIST, conversion error BIST Short-period BIST can also be executed at starting up the power. However, if angle conversion BIST or conversion error BIST or both are executed at power-on, they must be executed before short-period BIST.	Description Change	TN-RH8-B0314A/E	–
47	2447	RDC3A	26.4.6.1 Period Measurement Timer	The period measurement timer measures the cycle of excitation signal (zero-crossing signal). When an edge (selectable from rise edge and fall edge) of the zero-crossing signal is detected, the value of the period measurement counter is captured and stored in the RDC3AnETCAP register. By reading the RDC3AnETCAP register, the cycle of excitation signal can be obtained. The cycle of excitation signal can be calculated from the following formula: (RDC3AnETCAP register value + 1) × CCLK cycle (25 ns). When the IREN bit in the RDC3AnETEN register is set to 1 (enables the interrupt), an excitation timer interrupt request is generated if the value set in the RDC3AnETCAP register matches the period measurement counter value. The excitation signal cycle error can be detected by setting a value of longer duration than the excitation signal cycle to the RDC3AnETCAP register.	The period measurement timer measures the cycle of excitation signal (zero-crossing signal). When an edge (selectable from rise edge and fall edge) of the zero-crossing signal is detected, the value of the period measurement counter is captured and stored in ET Capture bits of the RDC3AnETCAP register. By reading the RDC3AnETCAP register, the cycle of excitation signal can be obtained. The cycle of excitation signal can be calculated from the following formula: (RDC3AnETCAP register value + 1) × CCLK cycle (25 ns). When the IREN bit in the RDC3AnETEN register is set to 1 (enables the interrupt), an excitation timer interrupt request is generated if the value set in ET Compare bits of the RDC3AnETCAP register matches the period measurement counter value. The excitation signal cycle error can be detected by setting a value of longer duration than the excitation signal cycle to the RDC3AnETCAP register.	Writing Error	–	–
48	2454	RDC3A	Figure 26.29 Flow of Initial Settings of the Registers	<div><div>Settings for the automatic amplitude adjustment function</div><div>IRSS0, EAAOD1, IRSS1, EXOS, and SQJGT bits in the RDC3AnATMNT0 register</div><div>Set the digital operation registers</div><div>SYNCSL bit in the RDC3AnDCUR0 register ← 1_s DCCRSTP bit in the RDC3AnDCUR1 register ← 1_s</div><div>Select the method for angle calculation</div><div>ADRD bit in the RDC3AnADRD register</div></div>	<div><div>Settings for the automatic amplitude adjustment function</div><div>IRSS0, EAAOD1, IRSS1, EXOS, and SQJGT bits in the RDC3AnATMNT0 register</div><div>When using Angular Conversion Mode 1(ADRD=1)</div><div>Set the digital operation registers</div><div>SYNCSL bit in the RDC3AnDCUR0 register ← 1_s DCCRSTP bit in the RDC3AnDCUR1 register ← 1_s</div><div>Select the method for angle calculation</div><div>ADRD bit in the RDC3AnADRD register</div></div>	Description Change	TN-RH8-B0314A/E	–
49	2455	RDC3A	26.6 Resolver Interface Circuit	1. $RH \approx [(RVCC - VCOM) / (22.0 \times 10^{-6})] - RIN$, where $VCOM = RVCC/2[V]$	1. $RH \approx [(+VEXT - VCOM) / (22.0 \times 10^{-6})] - RIN$, where $VCOM = RVCC/2[V]$	Writing Error	–	–
50	2541	ADCC	Table 27.52 Notes on Setting Registers	<div><div>ADCCnTHCR ADCCnTHACR ADCCnTHBCR ADCCnTHER ADCCnTHGSR ADCCnSGCRx ADCCnSGVCSPx ADCCnSGVCEPx</div><div>When setting the registers listed at left, write to the registers after they have been read. If this procedure is not followed, the written register value may not be correctly reflected in operations.</div></div>	<div><div>ADCCnTHCR ADCCnTHACR ADCCnTHBCR ADCCnTHER ADCCnTHGSR ADCCnSGCRx ADCCnSGVCSPx ADCCnSGVCEPx</div><div>When setting the registers listed at left, write to the registers after they have been read. If writing to the register shown at the left occurs continuously without following this procedure, the written register value may not be correctly reflected in operations.</div></div>	Additional Description	–	–

No.	PDF page (Rev.1.20)	Section	Chapter title (Chart title)	Error	Correct	Change reason	Notice situation	Note																																																																																																																																																														
51	2743	ECM	Table 30.8 List of Error Sources and Safety Processing (1/2)	<table><tr><td>6</td><td rowspan="2">RAM</td><td>Local RAM (CPU1, CPU2) 2-bit ECC error and local RAM (CPU1) address parity error*3</td></tr><tr><td>7</td><td>Local RAM (CPU1, CPU2) 1-bit ECC error and local RAM (CPU1) parity bit error*3</td></tr></table>	6	RAM	Local RAM (CPU1, CPU2) 2-bit ECC error and local RAM (CPU1) address parity error*3	7	Local RAM (CPU1, CPU2) 1-bit ECC error and local RAM (CPU1) parity bit error*3	<table><tr><td>6</td><td rowspan="2">RAM</td><td>Local RAM (CPU1, CPU2) 2-bit ECC error and local RAM (CPU1, CPU2) address parity error*3</td></tr><tr><td>7</td><td>Local RAM (CPU1, CPU2) 1-bit ECC error and local RAM (CPU1, CPU2) parity bit error*3</td></tr></table>	6	RAM	Local RAM (CPU1, CPU2) 2-bit ECC error and local RAM (CPU1, CPU2) address parity error*3	7	Local RAM (CPU1, CPU2) 1-bit ECC error and local RAM (CPU1, CPU2) parity bit error*3	Writing Error	—	—																																																																																																																																																				
6	RAM	Local RAM (CPU1, CPU2) 2-bit ECC error and local RAM (CPU1) address parity error*3																																																																																																																																																																				
7		Local RAM (CPU1, CPU2) 1-bit ECC error and local RAM (CPU1) parity bit error*3																																																																																																																																																																				
6	RAM	Local RAM (CPU1, CPU2) 2-bit ECC error and local RAM (CPU1, CPU2) address parity error*3																																																																																																																																																																				
7		Local RAM (CPU1, CPU2) 1-bit ECC error and local RAM (CPU1, CPU2) parity bit error*3																																																																																																																																																																				
52	2835	Flash Memory	35.10 Notes	(7) Items prohibited during programming and erasure Do not perform the following operations during programming and erasure of the flash memory.	(7) Items prohibited during programming, erasure and blank checking Do not perform the following operations during programming, erasure and blank checking of the flash memory.	Writing Error	—	—																																																																																																																																																														
53	2888	Electrical Characteristics	Table 39.33 RDC Conversion Performance (2/2)	<table><tr><th>Item</th><th>Condition</th><th>Min.</th><th>Typ.</th><th>Max.</th><th>Unit</th></tr><tr><td rowspan="2">Response delay*4</td><td rowspan="2">Electrical angle output response delay in fixed angular velocity</td><td>Angle conversion mode 0</td><td>−0.2</td><td>—</td><td>0.20</td><td rowspan="2">°/10000 min^{−1}</td></tr><tr><td>Angle conversion mode 1</td><td>−0.2</td><td>—</td><td>0.20</td></tr><tr><td rowspan="10">BIST determination time*5</td><td colspan="2">Obtaining the sum of squares in amplitude abnormality detection BIST (L side)</td><td>—</td><td>—</td><td>1</td><td>ms</td></tr><tr><td colspan="2">Obtaining the sum of squares in amplitude abnormality detection BIST (H side)</td><td>—</td><td>—</td><td>1</td><td>ms</td></tr><tr><td colspan="2">ADBIST</td><td>—</td><td>—</td><td>32</td><td>μs</td></tr><tr><td colspan="2">Angle conversion BIST (angle determination threshold is within ±8 LSB)</td><td>—</td><td>—</td><td>10</td><td>ms</td></tr><tr><td colspan="2">Resolver signal error detection BIST</td><td>—</td><td>—</td><td>0.5</td><td>ms</td></tr><tr><td colspan="2">Resolver signal cut off detection BIST</td><td>—</td><td>—</td><td>1</td><td>ms</td></tr><tr><td colspan="2">Conversion error BIST</td><td>—</td><td>—</td><td>10</td><td>ms</td></tr><tr><td colspan="2">Power short error BIST</td><td>—</td><td>—</td><td>80</td><td>μs</td></tr><tr><td colspan="2">Ground short error BIST</td><td>—</td><td>—</td><td>80</td><td>μs</td></tr><tr><td>BIST recovery time*6</td><td colspan="2">All kinds of BIST</td><td>—</td><td>—</td><td>10</td><td>ms</td></tr></table>	Item	Condition	Min.	Typ.	Max.	Unit	Response delay*4	Electrical angle output response delay in fixed angular velocity	Angle conversion mode 0	−0.2	—	0.20	°/10000 min ^{−1}	Angle conversion mode 1	−0.2	—	0.20	BIST determination time*5	Obtaining the sum of squares in amplitude abnormality detection BIST (L side)		—	—	1	ms	Obtaining the sum of squares in amplitude abnormality detection BIST (H side)		—	—	1	ms	ADBIST		—	—	32	μs	Angle conversion BIST (angle determination threshold is within ±8 LSB)		—	—	10	ms	Resolver signal error detection BIST		—	—	0.5	ms	Resolver signal cut off detection BIST		—	—	1	ms	Conversion error BIST		—	—	10	ms	Power short error BIST		—	—	80	μs	Ground short error BIST		—	—	80	μs	BIST recovery time*6	All kinds of BIST		—	—	10	ms	<table><tr><th>Item</th><th>Condition</th><th>Min.</th><th>Typ.</th><th>Max.</th><th>Unit</th></tr><tr><td rowspan="2">Response delay*4</td><td rowspan="2">Electrical angle output response delay in fixed angular velocity</td><td>Angle conversion mode 0</td><td>−0.2</td><td>—</td><td>0.20</td><td rowspan="2">°/10000 min^{−1}</td></tr><tr><td>Angle conversion mode 1</td><td>−0.2</td><td>—</td><td>0.20</td></tr><tr><td rowspan="10">BIST determination time*5</td><td colspan="2">Obtaining the sum of squares in amplitude abnormality detection BIST (L side)</td><td>—</td><td>—</td><td>1</td><td>ms</td></tr><tr><td colspan="2">Obtaining the sum of squares in amplitude abnormality detection BIST (H side)</td><td>—</td><td>—</td><td>1</td><td>ms</td></tr><tr><td colspan="2">ADBIST</td><td>—</td><td>—</td><td>32</td><td>μs</td></tr><tr><td colspan="2">Angle conversion BIST (angle determination threshold is within ±16 LSB)</td><td>—</td><td>—</td><td>10</td><td>ms</td></tr><tr><td colspan="2">Resolver signal error detection BIST</td><td>—</td><td>—</td><td>0.5</td><td>ms</td></tr><tr><td colspan="2">Resolver signal cut off detection BIST</td><td>—</td><td>—</td><td>1</td><td>ms</td></tr><tr><td colspan="2">Conversion error BIST</td><td>—</td><td>—</td><td>10</td><td>ms</td></tr><tr><td colspan="2">Power short error BIST</td><td>—</td><td>—</td><td>80</td><td>μs</td></tr><tr><td colspan="2">Ground short error BIST</td><td>—</td><td>—</td><td>80</td><td>μs</td></tr><tr><td>BIST recovery time*6</td><td colspan="2">All kinds of BIST</td><td>—</td><td>—</td><td>10</td><td>ms</td></tr></table>	Item	Condition	Min.	Typ.	Max.	Unit	Response delay*4	Electrical angle output response delay in fixed angular velocity	Angle conversion mode 0	−0.2	—	0.20	°/10000 min ^{−1}	Angle conversion mode 1	−0.2	—	0.20	BIST determination time*5	Obtaining the sum of squares in amplitude abnormality detection BIST (L side)		—	—	1	ms	Obtaining the sum of squares in amplitude abnormality detection BIST (H side)		—	—	1	ms	ADBIST		—	—	32	μs	Angle conversion BIST (angle determination threshold is within ±16 LSB)		—	—	10	ms	Resolver signal error detection BIST		—	—	0.5	ms	Resolver signal cut off detection BIST		—	—	1	ms	Conversion error BIST		—	—	10	ms	Power short error BIST		—	—	80	μs	Ground short error BIST		—	—	80	μs	BIST recovery time*6	All kinds of BIST		—	—	10	ms	Writing Error	—	—
Item	Condition	Min.	Typ.	Max.	Unit																																																																																																																																																																	
Response delay*4	Electrical angle output response delay in fixed angular velocity	Angle conversion mode 0	−0.2	—	0.20	°/10000 min ^{−1}																																																																																																																																																																
		Angle conversion mode 1	−0.2	—	0.20																																																																																																																																																																	
BIST determination time*5	Obtaining the sum of squares in amplitude abnormality detection BIST (L side)		—	—	1	ms																																																																																																																																																																
	Obtaining the sum of squares in amplitude abnormality detection BIST (H side)		—	—	1	ms																																																																																																																																																																
	ADBIST		—	—	32	μs																																																																																																																																																																
	Angle conversion BIST (angle determination threshold is within ±8 LSB)		—	—	10	ms																																																																																																																																																																
	Resolver signal error detection BIST		—	—	0.5	ms																																																																																																																																																																
	Resolver signal cut off detection BIST		—	—	1	ms																																																																																																																																																																
	Conversion error BIST		—	—	10	ms																																																																																																																																																																
	Power short error BIST		—	—	80	μs																																																																																																																																																																
	Ground short error BIST		—	—	80	μs																																																																																																																																																																
	BIST recovery time*6	All kinds of BIST		—	—	10	ms																																																																																																																																																															
Item	Condition	Min.	Typ.	Max.	Unit																																																																																																																																																																	
Response delay*4	Electrical angle output response delay in fixed angular velocity	Angle conversion mode 0	−0.2	—	0.20	°/10000 min ^{−1}																																																																																																																																																																
		Angle conversion mode 1	−0.2	—	0.20																																																																																																																																																																	
BIST determination time*5	Obtaining the sum of squares in amplitude abnormality detection BIST (L side)		—	—	1	ms																																																																																																																																																																
	Obtaining the sum of squares in amplitude abnormality detection BIST (H side)		—	—	1	ms																																																																																																																																																																
	ADBIST		—	—	32	μs																																																																																																																																																																
	Angle conversion BIST (angle determination threshold is within ±16 LSB)		—	—	10	ms																																																																																																																																																																
	Resolver signal error detection BIST		—	—	0.5	ms																																																																																																																																																																
	Resolver signal cut off detection BIST		—	—	1	ms																																																																																																																																																																
	Conversion error BIST		—	—	10	ms																																																																																																																																																																
	Power short error BIST		—	—	80	μs																																																																																																																																																																
	Ground short error BIST		—	—	80	μs																																																																																																																																																																
	BIST recovery time*6	All kinds of BIST		—	—	10	ms																																																																																																																																																															

End of the list