

RENESAS TECHNICAL UPDATE

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan
Renesas Electronics Corporation

Product Category	System LSI		Document No.	TN-RIN-A027A/E	Rev.	1.00
Title	Revisions of Documents Associated with R-IN32M3 Series User's Manual		Information Category	Technical Notification		
Applicable Product	R-IN32M3 Series (See below for details)	Lot No.	Reference Document	R-IN32M3 Series Documents (See below for details)		
		All lots				

This is to report revisions of the R-IN32M3 Series documents listed in the "Reference Documents" below.

Please use the products covered in this report in consideration with the revised contents.

The item marked with "◆" is strongly related to device specifications and constraints.

1. Applicable Products

Product Type		Model Marking	Product Code
R-IN32M3-EC	Previous product	MC-10287F1	MC-10287F1-HN4-A
			MC-10287F1-HN4-M1-A
	Current product	MC-10287BF1	MC-10287BF1-HN4-A
			MC-10287BF1-HN4-M1-A
R-IN32M3-CL	Previous product	D60510F1	UPD60510F1-HN4-A
			UPD60510F1-HN4-M1-A
	Current product	D60510BF1	UPD60510BF1-HN4-A
			UPD60510BF1-HN4-M1-A

2. Reference Documents

Doc. No. in this TU	Document Title	Renesas Document Number	Previous Edition	Revised Edition
1	R-IN32M3 Series Data Sheet	R18DS0008EJ****	V4.01	V5.00
2	R-IN32M3-CL User's Manual	R18UZ0005EJ****	V3.01	V4.00
3	R-IN32M3-EC User's Manual	R18UZ0003EJ****	V4.01	V5.00
4	R-IN32M3 Series User's Manual: Peripheral Modules	R18UZ0007EJ****	V10.00	V11.00
5	R-IN32M3 Series User's Manual: Board design edition	R18UZ0021EJ****	V3.00	V4.00
6	R-IN32M3 Series Programming Manual: Driver	R18UZ0009EJ****	V5.00	V6.00
7	R-IN32 Series User's Manual (CC-Link Remote device station)	R18UZ0056EJ****	V1.01	V1.02

3. Revision Contents

Doc. No. in this TU	Item No.	Revisions (Section Number)	Previous Edition's Page Number	Revision Type
1	1-1	1.3 Overview	3	Complement
1	1-2	1.5 Memory Maps	6, 7, 10, 11	Note addition
1	1-3	1.5 Memory Maps	6, 7	Error correction
1	1-4	1.5 Memory Maps	10, 11	Error correction
1	1-5	2.3.5 Port Pins and Real-time Port Pins	22	Error correction
1	1-6	2.3.15 CC-Link Pins (Intelligent Device Station)	30	Error correction
1	1-7	4.2 Absolute Maximum Ratings	69	Complement
1	1-8	4.3 Recommended Operating Conditions	70	Complement
1	1-9	4.8.4 External MCU Interface Pins ♦ (3) Asynchronous Mode	92 94	Complement
1	1-10	4.8.5 Serial Flash ROM Interface ♦	99	Error correction
2	2-1	1.5 Base Addresses of the System Registers Area	-	Complement
2	2-2	2.1.4 Port Pins and Real-Time Port Pins	12	Error correction
2	2-3	2.1.14 CC-Link Pins (Intelligent Device Station)	19	Error correction
2	2-4	3. Memory Maps	40, 43	Note addition
2	2-5	7.2 Port Configuration	57	Expression alignment
2	2-6	7.2 Port Configuration	57	Note alignment
2	2-7	7.4 List of Selectable Multiplexed Functions	84	Error correction
3	3-1	1.5 Base Addresses of the System Registers Area	-	Complement
3	3-2	2.1.14 CC-Link Pins (Intelligent Device Station)	20	Error correction
3	3-3	3. Memory Maps	40, 43	Note addition
3	3-4	8.2 Port Configuration	182	Expression alignment
3	3-5	8.2 Port Configuration	182	Note alignment
4	4-1	2.4 Operations for Reset	2-9	Complement
4	4-2	5.1 Selecting the Boot Mode (1) External Memory Boot Mode	5-1	Expression alignment
4	4-3	7.3.4.1 MIIM Register (GMAC_MIIM)	7-9	Expression alignment
4	4-4	7.3.4.5 RX MODE Register (GMAC_RXMODE)	7-12	Error correction
4	4-5	7.3.4.6 TX MODE Register (GMAC_TXMODE)	7-14	Error correction
4	4-6	7.3.4.6 TX MODE Register (GMAC_TXMODE)	7-14	Error correction
4	4-7	7.4.1.2 Flow of Processing for Issuing the Hardware Function Call ♦	7-32	Complement
4	4-8	7.4.1.3 Buffer Allocator	7-33	Error correction
4	4-9	7.4.1.3 Buffer Allocator	7-36	Error correction
4	4-10	7.4.1.3 Buffer Allocator	7-37	Error correction
4	4-11	7.4.1.4 MAC DMA Controller, (2) DMA for the Reception MAC	7-44	Error correction
4	4-12	7.4.1.4 MAC DMA Controller, (2) DMA for the Reception MAC	7-45	Error correction
4	4-13	7.4.1.4 MAC DMA Controller, (3) DMA for the Transmission MAC	7-50	Error correction

Doc. No. in this TU	Item No.	Revisions (Section Number)	Previous Edition's Page Number	Revision Type
4	4-14	7.4.1.4 MAC DMA Controller, (3) DMA for the Transmission MAC	7-50	Complement
4	4-15	7.4.1.5 Buffer RAM DMA Controller, (2) DMA Transfer	7-52	Error correction
4	4-16	7.4.1.5 Buffer RAM DMA Controller, (2) DMA Transfer	7-52	Error correction
4	4-17	7.4.2 Interrupts	7-56	Complement
4	4-18	7.4.2 Interrupts	7-58	Complement
4	4-19	7.5 Notes	-	Note addition
4	4-20	9.7 Memory Access Timing Examples	9-17 to 9-24	Expression alignment
4	4-21	9.7 Memory Access Timing Examples	9-20	Error correction
4	4-22	11.1 Memory Map	11-3	Note addition
4	4-23	11.1 Memory Map	11-3	Error correction
4	4-24	11.2.5 Control Registers (2) HOSTIF bus control register (HIFBCC)	11-17 11-18	Error correction
4	4-25	11.2.5 Control Registers (2) HOSTIF bus control register (HIFBCC)	11-18	Note addition
4	4-26	11.2.5 Control Registers (4) HOSTIF page ROM control register (HIFPRC)	11-20	Error correction
4	4-27	12.3 Connection with Serial Flash ROM	12-12	Expression alignment
4	4-28	13.1.1 Overview	13-2	Expression alignment
4	4-29	13.4.6 DMA Trigger Source Selection Registers (DTFRn, RTDTFR)	13-85	Note addition
4	4-30	13.6 Interrupt Output	13-89	Expression alignment
4	4-31	17.4.2 Master/Slave Connections	17-38, 17-39	Expression alignment
4	4-32	18.3 Registers (6) IICBn high-level width setting register	18-13	Error correction
4	4-33	18.6.1 Single Transfer Mode (3) Example of communications in single transfer mode (slave reception)	18-41	Error correction
4	4-34	21.7 System Protect Command Register (SYSPCMD)	21-7	Complement
4	4-35	22. Debugging	22-1	Expression alignment
5	5-1	12. Serial Flash ROM Connection Pins ♦	37	Error correction
5	5-2	17. CSIH Pins	-	Newly added
5	5-3	22.4 BSCAN Non-Supported Pins	49	Complement
5	5-4	22.6 Notes on Using BSDL	—	Newly added
5	5-5	25. Thermal Design	53	Expression alignment
5	5-6	26. Countermeasure for Noise	-	Newly added
6	6-1	1.2 Development Environment	2	Expression alignment
6	6-2	3.2.1 Memory Map	11, 12, 15, 16	Note addition
6	6-3	3.2.1 Memory Map	11, 12	Error correction
6	6-4	3.2.1 Memory Map	15, 16	Error correction
6	6-5	6.4.1 Initialization of IIC Controller ♦	35	Error correction
6	6-6	6.5.5 Confirmation of Received Data (for Slave)	46	Error correction
6	6-7	6.9 CAN Control	-	Newly added
7	7-1	3. Specified Parts and Recommended Parts	4	Complement
7	7-2	5. CC-Link Remote Device Station Pins	6, 8	Complement
7	7-3	6.1 Setting the Number of Occupied Stations	9	Complement
7	7-4	14.1 Circuit Design in General, (3) Questions and Answers Related to Switches, Connectors, and Terminal Blocks	72	Complement

No.1-1 1.3 Overview

Description of 1.5 V power supply for internal PHY was added.

V4.01		V5.00											
Page	Description	Page	Revised Description										
3	<p>[Table 1.2 Overview of R-IN32M3 (2/2)]</p> <table border="1"> <tr> <td>Power supply voltage</td> <td>I/O: VDD33 = 3.3±0.3 V</td> </tr> <tr> <td></td> <td>Internal circuit :VDD10 = 1.0±0.1 V</td> </tr> </table>	Power supply voltage	I/O: VDD33 = 3.3±0.3 V		Internal circuit :VDD10 = 1.0±0.1 V	3	<p>[Table 1.2 Overview of R-IN32M3 (2/2)]</p> <table border="1"> <tr> <td>Power supply voltage</td> <td>I/O: VDD33 = 3.3±0.3 V</td> </tr> <tr> <td></td> <td>Internal circuit: VDD10 = 1.0±0.1 V</td> </tr> <tr> <td></td> <td>Power supply for internal PHY ^{Note 2:} VDD15 = 1.5±0.15V (internal regulator available)</td> </tr> </table>	Power supply voltage	I/O: VDD33 = 3.3±0.3 V		Internal circuit: VDD10 = 1.0±0.1 V		Power supply for internal PHY ^{Note 2:} VDD15 = 1.5±0.15V (internal regulator available)
Power supply voltage	I/O: VDD33 = 3.3±0.3 V												
	Internal circuit :VDD10 = 1.0±0.1 V												
Power supply voltage	I/O: VDD33 = 3.3±0.3 V												
	Internal circuit: VDD10 = 1.0±0.1 V												
	Power supply for internal PHY ^{Note 2:} VDD15 = 1.5±0.15V (internal regulator available)												


No.1-2 1.5 Memory Maps

Note regarding the instruction RAM mirror area was added.

V4.01		V5.00																										
Page	Description	Page	Revised Description																									
6	[Figure 1.1 Memory Map (All) (R-IN32M3-EC)] N/A	6	[Figure 1.1 Memory Map (All) (R-IN32M3-EC)] Note: The addresses of the instruction RAM mirror area (768 Kbytes) where access actually occurs will change according to the selected boot mode. For details, see section 5.3, Memory MAP in Each Boot Mode, in the R-IN32M3 Series User's Manual: Peripheral Modules.																									
7	[Figure 1.2 Memory Map (All) (R-IN32M3-CL)] N/A	7	[Figure 1.2 Memory Map (All) (R-IN32M3-CL)] Note: The addresses of the instruction RAM mirror area (768 Kbytes) where access actually occurs will change according to the selected boot mode. For details, see section 5.3, Memory MAP in Each Boot Mode, in the R-IN32M3 Series User's Manual: Peripheral Modules.																									
10	[Figure 1.6 External MCU Interface Area (R-IN32M3-EC)] N/A	10	[Figure 1.6 External MCU Interface Area (R-IN32M3-EC)] Note: The addresses of the instruction RAM mirror area (768 Kbytes) where access actually occurs will change according to the selected boot mode, as shown in the table below. For details, see section 5.3, Memory MAP in Each Boot Mode, and section 4, Bus Architecture, in the R-IN32M3 Series User's Manual: Peripheral Modules. <table border="1"> <thead> <tr> <th>BOOT1</th> <th>BOOT0</th> <th>Boot Mode</th> <th>Access Destination Area</th> <th>Remarks</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>External memory boot</td> <td>—</td> <td>External MCU interface is disabled</td> </tr> <tr> <td>0</td> <td>1</td> <td>External serial flash ROM boot</td> <td>Reserved</td> <td>Access disabled</td> </tr> <tr> <td>1</td> <td>0</td> <td>External MCU boot</td> <td>Instruction RAM area</td> <td>—</td> </tr> <tr> <td>1</td> <td>1</td> <td>Instruction RAM boot</td> <td>Instruction RAM area</td> <td>Enabled only for debugging</td> </tr> </tbody> </table>	BOOT1	BOOT0	Boot Mode	Access Destination Area	Remarks	0	0	External memory boot	—	External MCU interface is disabled	0	1	External serial flash ROM boot	Reserved	Access disabled	1	0	External MCU boot	Instruction RAM area	—	1	1	Instruction RAM boot	Instruction RAM area	Enabled only for debugging
BOOT1	BOOT0	Boot Mode	Access Destination Area	Remarks																								
0	0	External memory boot	—	External MCU interface is disabled																								
0	1	External serial flash ROM boot	Reserved	Access disabled																								
1	0	External MCU boot	Instruction RAM area	—																								
1	1	Instruction RAM boot	Instruction RAM area	Enabled only for debugging																								
11	[Figure 1.7 External MCU Interface Area (R-IN32M3-CL)] N/A	11, 12	[Figure 1.7 External MCU Interface Area (R-IN32M3-CL)] Note: The addresses of the instruction RAM mirror area (768 Kbytes) where access actually occurs will change according to the selected boot mode, as shown in the table below. For details, see section 5.3, Memory MAP in Each Boot Mode, and section 4, Bus Architecture, in the R-IN32M3 Series User's Manual: Peripheral Modules. <table border="1"> <thead> <tr> <th>BOOT1</th> <th>BOOT0</th> <th>Boot Mode</th> <th>Access Destination Area</th> <th>Remarks</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>External memory boot</td> <td>—</td> <td>External MCU interface is disabled</td> </tr> <tr> <td>0</td> <td>1</td> <td>External serial flash ROM boot</td> <td>Reserved</td> <td>Access disabled</td> </tr> <tr> <td>1</td> <td>0</td> <td>External MCU boot</td> <td>Instruction RAM area</td> <td>—</td> </tr> <tr> <td>1</td> <td>1</td> <td>Instruction RAM boot</td> <td>Instruction RAM area</td> <td>Enabled only for debugging</td> </tr> </tbody> </table>	BOOT1	BOOT0	Boot Mode	Access Destination Area	Remarks	0	0	External memory boot	—	External MCU interface is disabled	0	1	External serial flash ROM boot	Reserved	Access disabled	1	0	External MCU boot	Instruction RAM area	—	1	1	Instruction RAM boot	Instruction RAM area	Enabled only for debugging
BOOT1	BOOT0	Boot Mode	Access Destination Area	Remarks																								
0	0	External memory boot	—	External MCU interface is disabled																								
0	1	External serial flash ROM boot	Reserved	Access disabled																								
1	0	External MCU boot	Instruction RAM area	—																								
1	1	Instruction RAM boot	Instruction RAM area	Enabled only for debugging																								


No.1-3 1.5 Memory Maps [1/2]

Locations of "Instruction RAM area" and "Instruction RAM mirror area" were corrected.




No.1-3 1.5 Memory Maps [2/2]

Locations of "Instruction RAM area" and "Instruction RAM mirror area" were corrected.




No.1-4 1.5 Memory Maps [1/2]

"Instruction RAM area" was corrected to "Instruction RAM mirror area".



No.1-4 1.5 Memory Maps [2/2]

"Instruction RAM area" was corrected to "Instruction RAM mirror area".



No.1-5 2.3.5 Port Pins and Real-time Port Pins

The pin name indicated as "CCM_IRZ" was modified to "CCM_IRLZ".

V4.01							V5.00								
Page	Description						Page	Revised Description							
22	[2.3.5 Port Pins and Real-time Port Pins]						23	[2.3.5 Port Pins and Real-time Port Pins]							
		Port Name	Mode 1	Mode 2	Mode 3	Mode 4	Level during Reset			Port Name	Mode 1	Mode 2	Mode 3	Mode 4	Level during Reset
	P3	P30	RXD1	-	-	-	Hi-Z (High)	P3	P30	RXD1	-	-	-	-	Hi-Z (High)
		P31	TXD1	-	-	-		P31	P31	TXD1	-	-	-	-	
		P32	DMAREQZ1	-	-	CCS_MON1		P32	P32	DMAREQZ1	-	-	CCS_MON1	-	
		P33	DMAACKZ1	CCI_WAITEDGEH <small>Note2</small>	-	CCS_MON2		P33	P33	DMAACKZ1	CCI_WAITEDGEH <small>Note2</small>	-	CCS_MON2	-	
		P34	DMATCZ1	CCI_WRLLENH <small>Note2</small>	-	CCS_MON3		P34	P34	DMATCZ1	CCI_WRLLENH <small>Note2</small>	-	CCS_MON3	-	
		P35	CSISCK1	INTPZ22	CCM_IRZ	-		P35	P35	CSISCK1	INTPZ22	CCM_IRLZ	-	-	
		P36	CSIS11	INTPZ23	CCS_FUSEZ	-		P36	P36	CSIS11	INTPZ23	CCS_FUSEZ	-	-	
		P37	CSISO1	INTPZ24	CCM_MSTZ	-		P37	P37	CSISO1	INTPZ24	CCM_MSTZ	-	-	

No.1-6 2.3.15 CC-Link Pins (Intelligent Device Station)

Functional descriptions of the CC-Link (intelligent device station) pins were modified.

V4.01						V5.00							
Page	Description					Page	Revised Description						
30	[2.3.15 CC-Link Pins (Intelligent Device Station)]					31	[2.3.15 CC-Link Pins (Intelligent Device Station)]						
	Pin Name	I/O	Function	Shared Port	Active	Level during Reset		Pin Name	I/O	Function	Shared Port	Active	Level during Reset
	CCM_LINKERRZ	O	Link error LED control output	P20	Low	Note		CCM_LINKERRZ	O	Link error LED control output	P20	Low	Note
	CCM_ERRZ	O	Error LED control output	P21	Low			CCM_ERRZ	O	Not used	P21	Low	
	CCM_RUNZ	O	Run LED control output	P26	Low			CCM_RUNZ	O	Run LED control output	P26	Low	
	CCM_MDIN0- CCM_MDIN3	I	Transfer rate and mode setting switch input	P62-P65	-			CCM_MDIN0- CCM_MDIN3	I	Transfer rate setting input	P62-P65	-	
	CCM_SNIN0- CCM_SNIN7	I	Station no. setting switch input	P70-P77	-			CCM_SNIN0- CCM_SNIN7	I	Station no. setting switch input	P70-P77	-	
	CCM_LNKRUNZ	O	Link run LED control output	P50	Low	Hi-Z		CCM_LNKRUNZ	O	Link run LED control output	P50	Low	Hi-Z
	CCM_RDLEDZ	O	Receive data LED control output	P51	Low	(High)		CCM_RDLEDZ	O	Receive data LED control output	P51	Low	(High)
	CCM_SDLEDZ	O	Transfer data LED control output	RP00	Low			CCM_SDLEDZ	O	Transfer data LED control output	RP00	Low	
	CCM_IRZ	O	Interrupt output	P35	Low			CCM_IRLZ	O	Interrupt signal output from communications circuit	P35	Low	
	CCM_WDTENZ	I	Watchdog timer error input	P13	Low			CCM_WDTENZ	I	Watchdog timer error input	P13	Low	
	CCM_MSTZ	O	Operation check LED	P37	Low			CCM_MSTZ	O	Not used	P37	Low	
	CCM_SMSTZ	O	Standby master LED control output	RP01	Low			CCM_SMSTZ	O	Not used	RP01	Low	
	CCM_RD	I	Communications circuit data reception	P53	-			CCM_RD	I	Communications circuit data reception	P53	-	
	CCM_SD	O	Communications circuit data transmission pin	P54	-			CCM_SD	O	Communications circuit data transmission pin	P54	-	
	CCM_SDGCZ	O	Communications circuit transmit data & gate control pin	P42	Low			CCM_SDGCZ	O	Communications circuit transmit data & gate control pin	P42	Low	
	CCM_CLK80M	I	CC-Link clock input (80 MHz)	-	-	-		CCM_CLK80M	I	CC-Link clock input (80 MHz)	-	-	-

No.1-7 4.2 Absolute Maximum Ratings

1.5 V type was added as the condition for power supply

V4.01						V5.00					
Page	Description					Page	Revised Description				
69	[Table 4.4 Absolute Maximum Ratings]					70	[Table 4.4 Absolute Maximum Ratings]				
	Parameter	Symbol	Conditions	Ratings	Unit		Parameter	Symbol	Conditions	Ratings	Unit
	Power supply voltage	V _{DD}	1.0 V type	-0.5 to +1.4	V		Power supply voltage	V _{DD}	1.0 V type	-0.5 to +1.4	V
			3.3 V type	-0.5 to +4.6	V				1.5 V type	-0.5 to +2.0	V
									3.3 V type	-0.5 to +4.6	V

No.1-8 4.3 Recommended Operating Conditions

1.5 V power supply was added as the condition for power supply voltage.

V4.01								V5.00							
Page	Description							Page	Revised Description						
70	[Table 4.5 Recommended Operating Conditions]							71	[Table 4.5 Recommended Operating Conditions]						
	Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit		Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
	Power supply voltage	V _{DD}	1.0 V power supply	0.9	1.0	1.1	V		Power supply voltage	V _{DD}	1.0 V power supply	0.9	1.0	1.1	V
			3.3 V power supply	3.0	3.3	3.6	V				1.5 V power supply	1.35	1.5	1.65	V
											3.3 V power supply	3.0	3.3	3.6	V

No.1-9 4.8.4 External MCU Interface Pins (3) Asynchronous Mode

Specification of "Address input hold time when advance reading" was added.

V4.01						V5.00						
Page	Description					Page	Revised Description					
92	[4.8.4 External MCU Interface Pins (3) Asynchronous Mode]					93	[4.8.4 External MCU Interface Pins (3) Asynchronous Mode]					
	No.	Parameter	Symbol	MIN	MAX	Unit	No.	Parameter	Symbol	MIN	MAX	Unit
	N/A						22	Address input hold time when advance reading is enabled (from HRDZ↑)	t _{ADDRDHP}	4.3	—	ns
94	[Figure 4.14 External MCU Read Timing (MEMCSEL = L, HIFSYNC = L)]					95	[Figure 4.14 External MCU Read Timing (MEMCSEL = L, HIFSYNC = L)]					

No.1-10 4.8.5 Serial Flash ROM Interface

Specifications of t_{DSMCCK} and $t_{DSMCKCS}$ were

V4.01						V5.00							
Page	Description					Page	Revised Description						
99	[4.8.5 Serial Flash ROM Interface]					100	[4.8.5 Serial Flash ROM Interface]						
	Parameter	Symbol	Conditions	MIN	MAX	Unit		Parameter	Symbol	Conditions	MIN	MAX	Unit
	Delay time from a falling of SMCSZ to a rising of SMSCK	t_{DSMCCK}	$C_L = 15 \text{ pF}$ Freq = 50 MHz	7.5 ^{Note}	—	ns		Delay time from a falling of SMCSZ to a rising of SMSCK	t_{DSMCCK}	$C_L = 15 \text{ pF}$ Freq = 50 MHz	6.0 ^{Note}	—	ns
	Hold time until a rising of SMCSZ from a rising of SMSCK	$t_{DSMCKCS}$	$C_L = 15 \text{ pF}$ Freq = 50 MHz	11.5 ^{Note}	—	ns		Hold time until a rising of SMCSZ from a rising of SMSCK	$t_{DSMCKCS}$	$C_L = 15 \text{ pF}$ Freq = 50 MHz	9.0 ^{Note}	—	ns

No.2-1 1.5 Base Addresses of the System Registers Area

The description on the base addresses of the system registers area was added.

V3.01		V4.00	
Page	Description	Page	Revised Description
-	[1.5 Base Addresses of the System Registers Area] N/A	6	[1.5 Base Addresses of the System Registers Area] 1.5 Base Addresses of the System Registers Area The addresses of registers given in the subsequent sections are relative to the base addresses. In access to the registers via the external MCU interface, the base address is D_0000H. In access by the internal CPU or DMA controller, the base address is 4001_0000H. • In access by the CPU or DMA controller BASE = 4001_0000H • In access via the external microcontroller interface BASE = D_0000H

No.2-2 2.1.4 Port Pins and Real-Time Port Pins

The pin name indicated as "CCM_IRZ" was modified to "CCM_IRLZ".

V4.01							V5.00							
Page	Description						Page	Revised Description						
12	[2.1.4 Port Pins and Real-Time Port Pins]						13	[2.1.4 Port Pins and Real-Time Port Pins]						
						Level during & after Reset							Level during & after Reset	
	P3	P30	RXD1	-	-	-	Hi-Z (High)	P3	P30	RXD1	-	-	-	Hi-Z (High)
		P31	TXD1	-	-	-			P31	TXD1	-	-	-	
		P32	DMAREQZ1	-	-	CCS_MON1			P32	DMAREQZ1	-	-	CCS_MON1	
		P33	DMAACKZ1	CCI_WAITEDGEH	-	CCS_MON2			P33	DMAACKZ1	CCI_WAITEDGEH	-	CCS_MON2	
		P34	DMATCZ1	CCI_WRLLENH	-	CCS_MON3			P34	DMATCZ1	CCI_WRLLENH	-	CCS_MON3	
		P35	CSISCK1	INTPZ22	CCM_IRZ	-			P35	CSISCK1	INTPZ22	CCM_IRLZ	-	
		P36	CSIS11	INTPZ23	CCS_FUSEZ	-			P36	CSIS11	INTPZ23	CCS_FUSEZ	-	
		P37	CSISO1	INTPZ24	CCM_MSTZ	-			P37	CSISO1	INTPZ24	CCM_MSTZ	-	

No.2-3 2.1.14 CC-Link Pins (Intelligent Device Station)

The name and functional descriptions of the CC-Link (intelligent device station) pins were modified.

V3.01						V4.00							
Page	Description					Page	Revised Description						
19	[2.1.14 CC-Link Pins (Intelligent Device Station)]					20	[2.1.14 CC-Link Pins (Intelligent Device Station)]						
	Pin Name	I/O	Function	Shared Port	Active	Level during & after Reset		Pin Name	I/O	Function	Shared Port	Active	Level during & after Reset
	CCM_LINKERRZ	O	Link error LED control output	P20	Low	Hi-Z (High)		CCM_LINKERRZ	O	Link error LED control output	P20	Low	Hi-Z (High)
	CCM_ERRZ	O	Error LED control output	P21	Low			CCM_ERRZ	O	Not used	P21	Low	
	CCM_RUNZ	O	Run LED control output	P26	Low			CCM_RUNZ	O	Run LED control output	P26	Low	
	CCM_MDIN0- CCM_MDIN3	I	Transfer rate and mode setting switch input	P62-P65	-			CCM_MDIN0- CCM_MDIN3	I	Transfer rate setting input	P62-P65	-	
	CCM_SNIN0- CCM_SNIN7	I	Station no. setting switch input	P70-P77	-			CCM_SNIN0- CCM_SNIN7	I	Station no. setting switch input	P70-P77	-	
	CCM_LNKRUNZ	O	Link run LED control output	P50	Low			CCM_LNKRUNZ	O	Link run LED control output	P50	Low	
	CCM_RDLEDZ	O	Receive data LED control output	P51	Low			CCM_RDLEDZ	O	Receive data LED control output	P51	Low	
	CCM_SDLEDZ	O	Transmit data LED control output	RP00	Low			CCM_SDLEDZ	O	Transmit data LED control output	RP00	Low	
	CCM_IRZ	O	Interrupt output	P35	Low			CCM_IRLZ	O	Interrupt signal output from communications circuit	P35	Low	
	CCM_WDTENZ	I	Watchdog timer error input	P13	Low			CCM_WDTENZ	I	Watchdog timer error input	P13	Low	
	CCM_MSTZ	O	Operation check LED	P37	Low			CCM_MSTZ	O	Note used	P37	Low	
	CCM_SMSTZ	O	Standby master LED control output	RP01	Low			CCM_SMSTZ	O	Note used	RP01	Low	
	CCM_RD	I	Communications circuit data reception pin	P53	-			CCM_RD	I	Communications circuit data reception pin	P53	-	
	CCM_SD	O	Communications circuit data transmission pin	P54	-			CCM_SD	O	Communications circuit data transmission pin	P54	-	
	CCM_SDGCZ	O	Communications circuit transmit data & gate control pin	P42	Low			CCM_SDGCZ	O	Communications circuit transmit data & gate control pin	P42	Low	
	CCM_CLK80M	I	CC-Link clock (80 MHz)	-	-			CCM_CLK80M	I	CC-Link clock (80 MHz)	-	-	

No.2-4 3 Memory Maps

Note regarding the instruction RAM mirror area was

V3.01		V4.00																										
Page	Description	Page	Revised Description																									
40	[Figure 3.1 Memory Map (All)] N/A	41	[Figure 3.1 Memory Map (All)] Note: The addresses of the instruction RAM mirror area (768 Kbytes) where access actually occurs will change according to the selected boot mode. For details, see section 5.3, Memory MAP in Each Boot Mode, in the R-IN32M3 Series User's Manual: Peripheral Modules.																									
43	[Figure 3.5 External MCU Interface Area] N/A	44	[Figure 3.5 External MCU Interface Area] Note: The addresses of the instruction RAM mirror area (768 Kbytes) where access actually occurs will change according to the selected boot mode, as shown in the table below. For details, see section 5.3, Memory MAP in Each Boot Mode, and section 4, Bus Architecture, in the R-IN32M3 Series User's Manual: Peripheral Modules. <table border="1"> <thead> <tr> <th>BOOT1</th> <th>BOOT0</th> <th>Boot Mode</th> <th>Access Destination Area</th> <th>Remarks</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>External memory boot</td> <td>—</td> <td>External MCU interface is disabled</td> </tr> <tr> <td>0</td> <td>1</td> <td>External serial flash ROM boot</td> <td>Reserved</td> <td>Access disabled</td> </tr> <tr> <td>1</td> <td>0</td> <td>External MCU boot</td> <td>Instruction RAM area</td> <td>—</td> </tr> <tr> <td>1</td> <td>1</td> <td>Instruction RAM boot</td> <td>Instruction RAM area</td> <td>Enabled only for debugging</td> </tr> </tbody> </table>	BOOT1	BOOT0	Boot Mode	Access Destination Area	Remarks	0	0	External memory boot	—	External MCU interface is disabled	0	1	External serial flash ROM boot	Reserved	Access disabled	1	0	External MCU boot	Instruction RAM area	—	1	1	Instruction RAM boot	Instruction RAM area	Enabled only for debugging
BOOT1	BOOT0	Boot Mode	Access Destination Area	Remarks																								
0	0	External memory boot	—	External MCU interface is disabled																								
0	1	External serial flash ROM boot	Reserved	Access disabled																								
1	0	External MCU boot	Instruction RAM area	—																								
1	1	Instruction RAM boot	Instruction RAM area	Enabled only for debugging																								

No.2-5 7.2 Port Configuration

"Application and Operation" for the port function control registers and the port function control expansion registers was modified.

V3.01			V4.00																								
Page	Description		Page	Revised Description																							
57	<p>[7.2 Port Configuration]</p> <table border="1"> <thead> <tr> <th rowspan="2">Register Name</th> <th colspan="2">Application and Operation</th> </tr> <tr> <th>Read</th> <th>Write</th> </tr> </thead> <tbody> <tr> <td>Port function control registers (PFCn, RPFCEm)</td> <td>If more than two pin functions are multiplexed on port pins, the corresponding register is used to read which functions are selected.</td> <td>If more than two pin functions are multiplexed on port pins, the corresponding register is used to select which functions are to be used.</td> </tr> <tr> <td>Port function control expansion registers (PFCEn, RPFCEm)</td> <td>If more than three pin functions are multiplexed on port pins, the corresponding register is used to read which functions are selected.</td> <td>If more than three pin functions are multiplexed on port pins, the corresponding register is used to select which functions are to be used in combination with the PFCn register.</td> </tr> </tbody> </table>		Register Name	Application and Operation		Read	Write	Port function control registers (PFCn, RPFCEm)	If more than two pin functions are multiplexed on port pins, the corresponding register is used to read which functions are selected.	If more than two pin functions are multiplexed on port pins, the corresponding register is used to select which functions are to be used.	Port function control expansion registers (PFCEn, RPFCEm)	If more than three pin functions are multiplexed on port pins, the corresponding register is used to read which functions are selected.	If more than three pin functions are multiplexed on port pins, the corresponding register is used to select which functions are to be used in combination with the PFCn register.	58	<p>[7.2 Port Configuration]</p> <table border="1"> <thead> <tr> <th rowspan="2">Register Name</th> <th colspan="2">Application and Operation</th> </tr> <tr> <th>Read</th> <th>Write</th> </tr> </thead> <tbody> <tr> <td>Port function control registers (PFCn, RPFCEm)</td> <td>Used to read which function is selected for the multiplexed pin.</td> <td>Used to select the function of the multiplexed pin.</td> </tr> <tr> <td>Port function control expansion registers (PFCEn, RPFCEm)</td> <td></td> <td></td> </tr> </tbody> </table>		Register Name	Application and Operation		Read	Write	Port function control registers (PFCn, RPFCEm)	Used to read which function is selected for the multiplexed pin.	Used to select the function of the multiplexed pin.	Port function control expansion registers (PFCEn, RPFCEm)		
Register Name	Application and Operation																										
	Read	Write																									
Port function control registers (PFCn, RPFCEm)	If more than two pin functions are multiplexed on port pins, the corresponding register is used to read which functions are selected.	If more than two pin functions are multiplexed on port pins, the corresponding register is used to select which functions are to be used.																									
Port function control expansion registers (PFCEn, RPFCEm)	If more than three pin functions are multiplexed on port pins, the corresponding register is used to read which functions are selected.	If more than three pin functions are multiplexed on port pins, the corresponding register is used to select which functions are to be used in combination with the PFCn register.																									
Register Name	Application and Operation																										
	Read	Write																									
Port function control registers (PFCn, RPFCEm)	Used to read which function is selected for the multiplexed pin.	Used to select the function of the multiplexed pin.																									
Port function control expansion registers (PFCEn, RPFCEm)																											

No.2-6 7.2 Port Configuration

Caution on the port configuration was modified.

V4.01		V5.00	
Page	Description	Page	Revised Description
57	<p>[7.2 Port Configuration]</p> <p>Caution: If a port pin having multiple multiplexed functions which include an external interrupt input is set to control mode by using the PMCn and RPMCEm registers, and the multiplexed function is an input, the external interrupt input is also multiplexed.</p>	58	<p>[7.2 Port Configuration]</p> <p>Caution: Operation is not guaranteed if an unsupported function is allocated to the multiplexed pin. For example, if multiplexed function 4 is allocated to the P00 pin, which does not support multiplexed function 4, operation does not proceed correctly. For the allocation of multiplexed pins, see section 7.4, List of Selectable Multiplexed Functions.</p>

No.2-7 7.4 List of Selectable Multiplexed Functions

Pins name indicated as "CCM_IRZ" was modified to "CCM_IRLZ".

V4.01							V5.00						
Page	Description						Page	Revised Description					
84	[(1) Ports (P00 to P77) (2/3)]						86	[(1) Ports (P00 to P77) (2/3)]					
	PMcMn = 0 (Port Mode)		PMcMn = 1 (Control Mode)					PMcMn = 0 (Port Mode)		PMcMn = 1 (Control Mode)			
			PFCEmn = 0		PFCEmn = 1					PFCEmn = 0		PFCEmn = 1	
Pin Name	PMmn = 0 (Output Port)	PMmn = 1 (Input Port)	PFCmn = 0 (Multiplexed Function 1)	PFCmn = 1 (Multiplexed Function 2)	PFCmn = 0 (Multiplexed Function 3)	PFCmn = 1 (Multiplexed Function 4)	Pin Name	PMmn = 0 (Output Port)	PMmn = 1 (Input Port)	PFCmn = 0 (Multiplexed Function 1)	PFCmn = 1 (Multiplexed Function 2)	PFCmn = 0 (Multiplexed Function 3)	PFCmn = 1 (Multiplexed Function 4)
P35	P35 (output mode)	P35 (input mode)	CSISCK1	INTPZ22	CCM_IRZ	-	P35	P35 (output mode)	P35 (input mode)	CSISCK1	INTPZ22	CCM_IRLZ	-

No.3-1 1.5 Base Addresses of the System Registers Area

The description on the base addresses of the system registers area was added.

V4.01		V5.00	
Page	Description	Page	Revised Description
-	[1.5 Base Addresses of the System Registers Area] N/A	6	[1.5 Base Addresses of the System Registers Area] 1.5 Base Addresses of the System Registers Area The addresses of registers given in the subsequent sections are relative to the base addresses. In access to the registers via the external MCU interface, the base address is D_0000H. In access by the internal CPU or DMA controller, the base address is 4001_0000H. • In access by the CPU or DMA controller BASE = 4001_0000H • In access via the external microcontroller interface BASE = D_0000H

No.3-2 2.1.14 CC-Link Pins (Intelligent Device Station)

Functional descriptions of the CC-Link (intelligent device station) pins were modified.

V4.01						V5.00							
Page	Description					Page	Revised Description						
20	[2.1.14 CC-Link Pins (Intelligent Device Station)]					21	[2.1.14 CC-Link Pins (Intelligent Device Station)]						
	Pin Name	I/O	Function	Shared Port	Active	Level during & after Reset		Pin Name	I/O	Function	Shared Port	Active	Level during & after Reset
	CCM_LINKERRZ	O	Link error LED control output	P20	Low	Hi-Z		CCM_LINKERRZ	O	Link error LED control output	P20	Low	Hi-Z
	CCM_ERRZ	O	Error LED control output	P21	Low			CCM_ERRZ	O	Not used	P21	Low	
	CCM_RUNZ	O	Run LED control output	P26	Low			CCM_RUNZ	O	Run LED control output	P26	Low	
	CCM_MDIN0- CCM_MDIN3	I	Transfer rate and mode setting switch input	P62-P65	-	Hi-Z (High)		CCM_MDIN0- CCM_MDIN3	I	Transfer rate setting input	P62-P65	-	Hi-Z (High)
	CCM_SNIN0- CCM_SNIN7	I	Station no. setting switch input	P70-P77	-			CCM_SNIN0- CCM_SNIN7	I	Station no. setting switch input	P70-P77	-	
	CCM_LNKRUNZ	O	Link run LED control output	P50	Low			CCM_LNKRUNZ	O	Link run LED control output	P50	Low	
	CCM_RDLEDZ	O	Receive data LED control output	P51	Low	Hi-Z (High)		CCM_RDLEDZ	O	Receive data LED control output	P51	Low	Hi-Z (High)
	CCM_SDLEDZ	O	Transmit data LED control output	RP00	Low			CCM_SDLEDZ	O	Transmit data LED control output	RP00	Low	
	CCM_IRZ	O	Interrupt output	P35	Low			CCM_IRLZ	O	Interrupt signal output from communications circuit	P35	Low	
	CCM_WDTENZ	I	Watchdog timer error input	P13	Low			CCM_WDTENZ	I	Watchdog timer error input	P13	Low	
	CCM_MSTZ	O	Operation check LED	P37	Low			CCM_MSTZ	O	Not used	P37	Low	
	CCM_SMSTZ	O	Standby master LED control output	RP01	Low			CCM_SMSTZ	O	Not used	RP01	Low	
	CCM_RD	I	Communications circuit data reception pin	P53	-			CCM_RD	I	Communications circuit data reception pin	P53	-	
	CCM_SD	O	Communications circuit data transmission pin	P54	-			CCM_SD	O	Communications circuit data transmission pin	P54	-	
	CCM_SDGCZ	O	Communications circuit transmit data & gate control pin	P42	Low			CCM_SDGCZ	O	Communications circuit transmit data & gate control pin	P42	Low	
	CCM_CLK80M	I	CC-Link clock input (80 MHz)	-	-		-		CCM_CLK80M	I	CC-Link clock input (80 MHz)	-	

No.3-3 3 Memory Maps

Note regarding the instruction RAM mirror area was

V4.01		V5.00																										
Page	Description	Page	Revised Description																									
40	[Figure 3.1 Memory Map (All)] N/A	41	[Figure 3.1 Memory Map (All)] Note: The addresses of the instruction RAM mirror area (768 Kbytes) where access actually occurs will change according to the selected boot mode. For details, see section 5.3, Memory MAP in Each Boot Mode, in the R-IN32M3 Series User's Manual: Peripheral Modules.																									
43	[Figure 3.5 External MCU Interface Space] N/A	44	[Figure 3.5 External MCU Interface Space] Note: The addresses of the instruction RAM mirror area (768 Kbytes) where access actually occurs will change according to the selected boot mode, as shown in the table below. For details, see section 5.3, Memory MAP in Each Boot Mode, and section 4, Bus Architecture, in the R-IN32M3 Series User's Manual: Peripheral Modules. <table border="1"> <thead> <tr> <th>BOOT1</th> <th>BOOT0</th> <th>Boot Mode</th> <th>Access Destination Area</th> <th>Remarks</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>External memory boot</td> <td>—</td> <td>External MCU interface is disabled</td> </tr> <tr> <td>0</td> <td>1</td> <td>External serial flash ROM boot</td> <td>Reserved</td> <td>Access disabled</td> </tr> <tr> <td>1</td> <td>0</td> <td>External MCU boot</td> <td>Instruction RAM area</td> <td>—</td> </tr> <tr> <td>1</td> <td>1</td> <td>Instruction RAM boot</td> <td>Instruction RAM area</td> <td>Enabled only for debugging</td> </tr> </tbody> </table>	BOOT1	BOOT0	Boot Mode	Access Destination Area	Remarks	0	0	External memory boot	—	External MCU interface is disabled	0	1	External serial flash ROM boot	Reserved	Access disabled	1	0	External MCU boot	Instruction RAM area	—	1	1	Instruction RAM boot	Instruction RAM area	Enabled only for debugging
BOOT1	BOOT0	Boot Mode	Access Destination Area	Remarks																								
0	0	External memory boot	—	External MCU interface is disabled																								
0	1	External serial flash ROM boot	Reserved	Access disabled																								
1	0	External MCU boot	Instruction RAM area	—																								
1	1	Instruction RAM boot	Instruction RAM area	Enabled only for debugging																								

No.3-4 8.2 Port Configuration

"Application and Operation" for the port function control registers and the port function control expansion registers was modified.

V4.01			V5.00		
Page	Description		Page	Revised Description	
182	[8.2 Port Configuration]		183	[8.2 Port Configuration]	
	Register Name	Application and Operation		Register Name	Application and Operation
		Read Write			Read Write
	Port function control registers (PFCn, RPFcm)	If more than two pin functions are multiplexed on port pins, the corresponding register is used to read which functions are selected.		Port function control registers (PFCn, RPFcm)	Used to read which function is selected for the multiplexed pin.
		If more than two pin functions are multiplexed on port pins, the corresponding register is used to select which functions are to be used.		Port function control expansion registers (PFCEn, RPFCEm)	Used to select the function of the multiplexed pin.
	Port function control expansion registers (PFCEn, RPFCEm)	If more than three pin functions are multiplexed on port pins, the corresponding register is used to read which functions are selected.			
		If more than three pin functions are multiplexed on port pins, the corresponding register is used to select which functions are to be used in combination with the PFCn register.			

No.3-5 8.2 Port Configuration

Caution on the port configuration was modified.

V4.01		V5.00	
Page	Description	Page	Revised Description
182	[8.2 Port Configuration] Caution: If a port pin having multiple multiplexed functions which include an external interrupt input is set to control mode by using the PMCn and RPMcm registers, and the multiplexed function is an input, the external interrupt input is also multiplexed.	183	[8.2 Port Configuration] Caution: Operation is not guaranteed if an unsupported function is allocated to the multiplexed pin. For example, if multiplexed function 4 is allocated to the P00 pin, which does not support multiplexed function 4, operation does not proceed correctly. For the allocation of multiplexed pins, see section 8.4, List of Selectable Multiplexed Functions.

No.4-1 2.4 Operations for Reset

Timing charts for reset at power-on and system reset were modified.

V10.00		V11.00	
Page	Description	Page	Revised Description
2-9	<p>[Figure 2.2 Timing of Reset at Power On]</p>	2-9	<p>[Figure 2.2 Timing of Reset at Power On]</p>
	<p>[Figure 2.3 Timing of Reset at System Reset]</p>		<p>[Figure 2.3 Timing of Reset at System Reset]</p>

No.4-2 5.1 Selecting the Boot Mode

Signal name "STCSZ0" was modified to "CSZ0".

V10.00				V11.00																																											
Page	Description			Page	Revised Description																																										
5-1	[Table 5.1 Selecting the Boot Mode] <table border="1"> <thead> <tr> <th>BOOT1</th> <th>BOOT0</th> <th>Boot Mode</th> <th>Boot Area</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>External memory boot</td> <td>Memory connected to the STCSZ0 pin of the external bus interface</td> </tr> <tr> <td>0</td> <td>1</td> <td>External serial flash ROM boot</td> <td>Serial flash ROM</td> </tr> <tr> <td>1</td> <td>0</td> <td>External MCU boot</td> <td>Instruction RAM</td> </tr> <tr> <td>1</td> <td>1</td> <td>Instruction RAM boot (debugger used ONLY)</td> <td>Instruction RAM</td> </tr> </tbody> </table>			BOOT1	BOOT0	Boot Mode	Boot Area	0	0	External memory boot	Memory connected to the STCSZ0 pin of the external bus interface	0	1	External serial flash ROM boot	Serial flash ROM	1	0	External MCU boot	Instruction RAM	1	1	Instruction RAM boot (debugger used ONLY)	Instruction RAM	5-1	[Table 5.1 Selecting the Boot Mode] <table border="1"> <thead> <tr> <th>BOOT1</th> <th>BOOT0</th> <th>Boot Mode</th> <th>Boot Area</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>External memory boot</td> <td>Memory connected to the CSZ0 pin of the external bus interface</td> </tr> <tr> <td>0</td> <td>1</td> <td>External serial flash ROM boot</td> <td>Serial flash ROM</td> </tr> <tr> <td>1</td> <td>0</td> <td>External MCU boot</td> <td>Instruction RAM</td> </tr> <tr> <td>1</td> <td>1</td> <td>Instruction RAM boot (debugger used ONLY)</td> <td>Instruction RAM</td> </tr> </tbody> </table>			BOOT1	BOOT0	Boot Mode	Boot Area	0	0	External memory boot	Memory connected to the CSZ0 pin of the external bus interface	0	1	External serial flash ROM boot	Serial flash ROM	1	0	External MCU boot	Instruction RAM	1	1	Instruction RAM boot (debugger used ONLY)	Instruction RAM
BOOT1	BOOT0	Boot Mode	Boot Area																																												
0	0	External memory boot	Memory connected to the STCSZ0 pin of the external bus interface																																												
0	1	External serial flash ROM boot	Serial flash ROM																																												
1	0	External MCU boot	Instruction RAM																																												
1	1	Instruction RAM boot (debugger used ONLY)	Instruction RAM																																												
BOOT1	BOOT0	Boot Mode	Boot Area																																												
0	0	External memory boot	Memory connected to the CSZ0 pin of the external bus interface																																												
0	1	External serial flash ROM boot	Serial flash ROM																																												
1	0	External MCU boot	Instruction RAM																																												
1	1	Instruction RAM boot (debugger used ONLY)	Instruction RAM																																												
	[(1) External memory boot mode] The CPU is booted from the external memory connected to the STCSZ0 pin of the external bus interface.				[(1) External memory boot mode] The CPU is booted from the external memory connected to the CSZ0 pin of the external bus interface.																																										

No.4-3 7.3.4.1 MIIM Register (GMAC MIIM)

Caution was modified.

V10.00		V11.00	
Page	Description	Page	Revised Description
7-9	[7.3.4.1 MIIM Register (GMAC_MIIM)] Caution: The setting of this register is effective for the management interface selected by the MAC select register (MACSEL). In other cases, writing to this register has no effect and the value read is undefined.	7-9	[7.3.4.1 MIIM Register (GMAC_MIIM)] Caution: The setting of this register is only effective when the general-purpose Ethernet port is selected by the MAC select register (MACSEL). In other cases, writing to this register has no effect and the value read is undefined.

No.4-4 7.3.4.5 RX MODE Register (GMAC_RXMODE) Description of the SFRXFIFO bit was modified.

V10.00			V11.00			
Page	Description		Page	Revised Description		
7-12	[7.3.4.5 RX MODE Register (GMAC_RXMODE)]		7-13	[7.3.4.5 RX MODE Register (GMAC_RXMODE)]		
	Bit Position	Bit Name	Description	Bit Position	Bit Name	Description
	29	SFRXFIFO	Store & Forward For RX FIFO 1: Store & Forward mode The reception DMA controller does not start to operate until data up to the end of the frame is written in RX FIFO. 0: Cut through mode	29	SFRXFIFO	Store & Forward For RX FIFO 1: Store & Forward mode The reception DMA controller starts to operate after data up to the end of the frame is written to the RX FIFO buffer. 0: Cut-through mode The reception DMA controller starts to operate after the number of words set in the RRTTH2-0 bits is written to the RX FIFO buffer.

No.4-5 7.3.4.6 TXMODE Register (GMAC_TXMODE)

Description of the SF bit was modified and Note 2 was added.

V10.00			V11.00			
Page	Description		Page	Revised Description		
7-14	[7.3.4.6 TXMODE Register (GMAC_TXMODE)]		7-14	[7.3.4.6 TXMODE Register (GMAC_TXMODE)]		
	Bit Position	Bit Name	Description	Bit Position	Bit Name	Description
	29	SF	Store & Forward 1: Transmission starts after the end of a frame is written to the TX FIFO buffer. If you are using a TCP/IP accelerator, this must be selected. 0: Transmission starts after words of data specified in the FSTTH1-0 bits are written to the TX FIFO buffer.	29	SF	Store & Forward 1: Transmission starts after the end of a frame is written to the TX FIFO buffer. If you are using a TCP/IP accelerator, this must be selected. 0: Setting prohibited ^{Note 2}
<p>Note. LPTXEN must be set to 1 since the frame size may exceed the maximum size of 1518 bytes while management tag insertion of the Ethernet switch is enabled (the SWTAGEN bit in the ETHSWMTC register is 1).</p>			<p>Notes 1. LPTXEN must be set to 1 since the frame size may exceed the maximum size of 1518 bytes while management tag insertion of the Ethernet switch is enabled (the SWTAGEN bit in the ETHSWMTC register is 1). 2. Setting the SF bit to 0 is prohibited. Always start operation after setting this bit to 1. For details, see section 7.5.1, Transmitting Data in Cut-Through Mode.</p>			



No.4-6 7.3.4.6 TXMODE Register

(GMAC_TXMODE) The FSTTH bits were changed to

V10.0		V11.00													
Page	Description	Page	Revised Description												
7-14	<p>[7.3.4.6 TXMODE Register (GMAC_TXMODE)]</p> <table border="1"> <thead> <tr> <th>Bit Position</th> <th>Bit Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>15, 14</td> <td>FSTTH1-0</td> <td> Frame Start Threshold Transmission starts when the number of data words written to the TX FIFO buffer exceeds this value. 00: 4 words 01: 8 words 10: 16 words 11: 32 words </td> </tr> </tbody> </table>	Bit Position	Bit Name	Description	15, 14	FSTTH1-0	Frame Start Threshold Transmission starts when the number of data words written to the TX FIFO buffer exceeds this value. 00: 4 words 01: 8 words 10: 16 words 11: 32 words	7-14	<p>[7.3.4.6 TXMODE Register (GMAC_TXMODE)]</p> <table border="1"> <thead> <tr> <th>Bit Position</th> <th>Bit Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>15, 14</td> <td>—</td> <td> Reserved. The write value should be 0. Reading these bits returns 0. </td> </tr> </tbody> </table>	Bit Position	Bit Name	Description	15, 14	—	Reserved. The write value should be 0. Reading these bits returns 0.
Bit Position	Bit Name	Description													
15, 14	FSTTH1-0	Frame Start Threshold Transmission starts when the number of data words written to the TX FIFO buffer exceeds this value. 00: 4 words 01: 8 words 10: 16 words 11: 32 words													
Bit Position	Bit Name	Description													
15, 14	—	Reserved. The write value should be 0. Reading these bits returns 0.													

No.4-7 7.4.1.2 Flow of Processing for Issuing the Hardware Function Call

Figure 7.4 Flow of Processing for Issuing the Hardware Function, modified

V10.00		V11.00	
Page	Description	Page	Revised Description
7-32	<p>[7.4.1.2 Flow of Processing for Issuing the Hardware Function Call]</p>  <p>Figure 7.4 Flow of Processing for Issuing the Hardware Function</p>	7-33	<p>[7.4.1.2 Flow of Processing for Issuing the Hardware Function Call]</p>  <p>Figure 7.4 Flow of Processing for Issuing the Hardware Function</p> <p>Note: This processing is required only when the hardware real-time OS is used.</p>

No.4-8 7.4.1.3 Buffer Allocator

The description on an generation of an exception,

V10.00		V11.00	
Page	Description	Page	Revised Description
7-33	<p>[(1) Functional Overview] To use the buffer RAM, secure the required area (hereafter "buffer") beforehand, and then issue the hardware function calls provided for the buffer allocator. Writing to an area which has not been secured by the CPU has no effect, but access to such area by the hardware function DMAC leads to the generation of an exception.</p>	7-34	<p>[(1) Functional Overview] To use the buffer RAM, secure the required area (hereafter "buffer") beforehand, and then issue the hardware function calls provided for the buffer allocator. When writing to an area which has not been secured, access by the CPU or MAC DMA controller generates an interrupt, whereas access to such area by the buffer RAM DMA controller generates an interrupt or returns an exception to the return value register R0 depending on the type of hardware function calls.</p>

No.4-9 7.4.1.3 Buffer Allocator

Table 7.2 HWFNC_LongBuffer_Get: Return value registers, modified

V10.00				V11.00			
Page	Description			Page	Revised Description		
7-36	[Table 7.2 HWFNC_LongBuffer_Get]			7-37	[Table 7.2 HWFNC_LongBuffer_Get]		
	R1[31:0]	First logical address of the buffer	[31:27] 5'b00001 [26] 1 [25:18] LLID [17: 0] 0		R1[31:0]	First logical address of the buffer	[31:27] 5'b00001 [26:24] 3'b100 [23:18] LLID [17: 0] 0

No.4-10 7.4.1.3 Buffer Allocator

Table 7.3 HWFNC_ShortBuffer_Get: Return value registers, modified

V10.00				V11.00			
Page	Description			Page	Revised Description		
7-37	[Table 7.3 HWFNC_ShortBuffer_Get]			7-38	[Table 7.3 HWFNC_ShortBuffer_Get]		
	R1[31:0]	First logical address of the buffer	[31:27] 5'b00001 [26] 0 [25:18] SBID [18: 0] 0		R1[31:0]	First logical address of the buffer	[31:27] 5'b00001 [26:25] 2'b00 [24:18] SBID [17: 0] 0

No.4-11 7.4.1.4 MAC DMA Controller, (2) DMA for the Reception MAC

Example modified

V10.00		V11.00	
Page	Description	Page	Revised Description
7-44	<p>[(b) Usage · Procedure for reading and releasing buffers] [Example of reading and releasing a buffer]</p> <ol style="list-style-type: none"> Read the BUFID register Shift the bits [27:16] read from BUFID 16 bits to the right to obtain the number of received words. The bits [15:0] read from the BUFID are bits [26:11] of the address where the acquired buffer starts. The individual bits of the address where the acquired buffer starts are configured as follows. [31:27]: 00001b [26:19]: Equivalent to the bits [15:8] in the BUFID ([26] of the start address is always 1; [25:19] are LLID[6:0]) [18:11]: Equivalent to the bits [7:0] in the BUFID (always 0) [10: 0]: Always 0 After using the buffer, specify the start address as an argument and issue the buffer release function call to release the buffer. 	7-45	<p>[(b) Usage · Procedure for reading and releasing buffers] [Example of reading and releasing a buffer]</p> <ol style="list-style-type: none"> Read the BUFID register Shift the bits [27:16] read from BUFID 16 bits to the right to obtain the number of received words. The bits [15:0] read from the BUFID are bits [26:11] of the address where the acquired buffer starts. The individual bits of the address where the acquired buffer starts are configured as follows. [31:27]: 00001b [26:18]: Equivalent to the bits [15:7] in the BUFID [17:11]: Equivalent to the bits [6:0] in the BUFID [10: 0]: Always 0 After using the buffer, specify the start address as an argument and issue the buffer release function call to release the buffer.

No.4-12 7.4.1.4 MAC DMA Controller, (2) DMA for the Reception MAC

The description modified

V10.00		V11.00	
Page	Description	Page	Revised Description
7-45	<p>[(c) List of hardware function calls] If an argument of a hardware function call is invalid, an invalid system call error code is returned in the return value register, R0. Access to an access-prohibited area (an area other than the buffer RAM, etc.) while the hardware function call is running leads to the return of an exception code in the return value register R0.</p>	7-46	<p>[(c) List of hardware function calls] If an argument of a hardware function call is invalid, an invalid system call error code is returned in the return value register, R0. If an error occurs while the hardware function call is running, an interrupt is generated.</p>

No.4-13 7.4.1.4 MAC DMA Controller, (3) DMA for the Transmission MAC

The description modified

V10.00		V11.00	
Page	Description	Page	Revised Description
7-50	<p>[(d) List of hardware function calls] If an argument of a hardware function call is invalid, an invalid system call error code is returned in the return value register, R0.</p>	7-51	<p>[(d) List of hardware function calls] If an argument of a hardware function call is invalid, an invalid system call error code is returned in the return value register, R0. If an error occurs while the hardware function call is running, an interrupt is generated.</p>

No.4-14 7.4.1.4 MAC DMA Controller, (3) DMA for the Transmission MAC

The description modified

V10.00		V11.00																									
Page	Description	Page	Revised Description																								
7-50	<p>[(d) List of hardware function calls, Table 7.11 HWFNC_MACDMA_TX_Errstat]</p> <table border="1"> <thead> <tr> <th>R0[1:0]</th> <th>Result</th> <th></th> </tr> </thead> <tbody> <tr> <td></td> <td></td> <td>[0]: Memory Access Violation</td> </tr> <tr> <td></td> <td></td> <td>[1]: Memory Access Timeout</td> </tr> </tbody> </table>	R0[1:0]	Result				[0]: Memory Access Violation			[1]: Memory Access Timeout	7-52	<p>[(d) List of hardware function calls, Table 7.11 HWFNC_MACDMA_TX_Errstat]</p> <table border="1"> <thead> <tr> <th>R0[1:0]</th> <th>Result</th> <th></th> </tr> </thead> <tbody> <tr> <td></td> <td></td> <td>[0]: Memory Access Violation</td> </tr> <tr> <td></td> <td></td> <td> <ul style="list-style-type: none"> • Access to the buffer that is not acquired • The number of transfer bytes is not correct • The start address of the descriptor is not on a 64-bit boundary. </td> </tr> <tr> <td></td> <td></td> <td>[1]: Memory Access Timeout</td> </tr> <tr> <td></td> <td></td> <td> <ul style="list-style-type: none"> • The start address of a transmission descriptor turns to be an end value (FFFF FFFFh) • Releasing the buffer automatically is failed </td> </tr> </tbody> </table>	R0[1:0]	Result				[0]: Memory Access Violation			<ul style="list-style-type: none"> • Access to the buffer that is not acquired • The number of transfer bytes is not correct • The start address of the descriptor is not on a 64-bit boundary. 			[1]: Memory Access Timeout			<ul style="list-style-type: none"> • The start address of a transmission descriptor turns to be an end value (FFFF FFFFh) • Releasing the buffer automatically is failed
R0[1:0]	Result																										
		[0]: Memory Access Violation																									
		[1]: Memory Access Timeout																									
R0[1:0]	Result																										
		[0]: Memory Access Violation																									
		<ul style="list-style-type: none"> • Access to the buffer that is not acquired • The number of transfer bytes is not correct • The start address of the descriptor is not on a 64-bit boundary. 																									
		[1]: Memory Access Timeout																									
		<ul style="list-style-type: none"> • The start address of a transmission descriptor turns to be an end value (FFFF FFFFh) • Releasing the buffer automatically is failed 																									

No.4-15 7.4.1.5 Buffer RAM DMA Controller, (2) DMA

Transfer The description modified

V10.00		V11.00	
Page	Description	Page	Revised Description
7-52	<p>[(d) List of hardware function calls]</p> <p>If an argument of a hardware function call is invalid, an invalid system call error code is returned in the return value register, R0.</p> <p>Access to an access-prohibited area (an area other than the buffer RAM, etc.) while the hardware function call is running leads to the return of an exception code in the return value register R0.</p>	7-54	<p>[(d) List of hardware function calls]</p> <p>If an argument of a hardware function call is invalid, an invalid system call error code is returned in the return value register, R0.</p> <p>Access to an access-prohibited area (an area other than the buffer RAM, etc.) while the hardware function call is running leads HWFNC_Direct_Memory_Transfer and HWFNC_Direct_Memory_Replace to return an exception to the return value register R0, whereas it leads HWFNC_INTBUFF_DMA_Start and HWFNC_INTBUFF_DMA_Start (Descriptor) to generate an interrupt.</p>

No.4-16 7.4.1.5 Buffer RAM DMA Controller, (2) DMA Transfer

The description on argument registers, modified

V10.00		V11.00													
Page	Description	Page	Revised Description												
7-52	<p>[(d) List of hardware function calls]</p> <p>Argument registers</p> <table border="1"> <tr> <td>R4[31:0]</td> <td>Address where the destination area for transfer starts</td> <td>Specifies the address where the destination area for transfer starts.</td> </tr> <tr> <td>R5[31:0]</td> <td>Address where the source area for transfer starts</td> <td>Specifies the address where the source address for transfer starts.</td> </tr> </table>	R4[31:0]	Address where the destination area for transfer starts	Specifies the address where the destination area for transfer starts.	R5[31:0]	Address where the source area for transfer starts	Specifies the address where the source address for transfer starts.	7-52	<p>[(d) List of hardware function calls, Table 7.12 HWFNC_Direct_Memory_Transfer]</p> <p>Argument registers</p> <table border="1"> <tr> <td>R4[31:0]</td> <td>Address where the source area for transfer starts</td> <td>Specifies the address where the source area for transfer starts.</td> </tr> <tr> <td>R5[31:0]</td> <td>Address where the destination area for transfer starts</td> <td>Specifies the address where the destination area for transfer starts.</td> </tr> </table>	R4[31:0]	Address where the source area for transfer starts	Specifies the address where the source area for transfer starts.	R5[31:0]	Address where the destination area for transfer starts	Specifies the address where the destination area for transfer starts.
R4[31:0]	Address where the destination area for transfer starts	Specifies the address where the destination area for transfer starts.													
R5[31:0]	Address where the source area for transfer starts	Specifies the address where the source address for transfer starts.													
R4[31:0]	Address where the source area for transfer starts	Specifies the address where the source area for transfer starts.													
R5[31:0]	Address where the destination area for transfer starts	Specifies the address where the destination area for transfer starts.													

No.4-17 7.4.2 Interrupts

The condition to generate an MACDMA transmission error interrupt, that is related to operations for transmission, modified

V10.00			V11.00			
Page	Description		Page	Revised Description		
7-56	[Table 7.16 Interrupts Related to Operations for Transmission]		7-58	[Table 7.16 Interrupts Related to Operations for Transmission]		
	Interrupt Name	Symbol	Conditions for Asserting and De-asserting Interrupts	Interrupt Name	Symbol	Conditions for Asserting and De-asserting Interrupts
	MACDMA transmission error interrupt	INTETHTXDERR	<p>This interrupt is generated when the address field of a descriptor is outside the range of the buffer, the number of bytes for transfer is invalid, or a descriptor is not set to start on a 64-bit boundary.</p> <p>Modify the settings of the transmission descriptor for retransmission.</p> <p>Since this interrupt is generated as a pulse, de-asserting the interrupt source is not required.</p>	MACDMA transmission error interrupt	INTETHTXDERR	<p>This interrupt is generated, when an error occurs while the transmission MAC DMA is operating. As there are several error sources, HWFNC_MACDMA_TX_Errstat is used to obtain the error source.</p> <p>Modify the settings of the transmission descriptor for retransmission.</p> <p>Since this interrupt is generated as a pulse, de-asserting the interrupt source is not required.</p>

No.4-18 7.4.2 Interrupts

The buffer RAM area access error was added to interrupts related to other operations

V10.00			V11.00			
Page	Description		Page	Revised Description		
7-58	[Table 7.18 Interrupts Related to Other Operations]		7-60	[Table 7.18 Interrupts Related to Other Operations]		
	Interrupt Name	Symbol	Conditions for Asserting and De-asserting Interrupts	Interrupt Name	Symbol	Conditions for Asserting and De-asserting Interrupts
	N/A			Buffer RAM area access error	INTBRAMERR	<p>This interrupt is generated, if the buffer that is not acquired by the CPU is accessed. Since this interrupt is generated as a pulse, de-asserting the interrupt source is not required.</p>

No.4-19 7.5 Notes

Notes regarding transmission in cut-through mode and transmission and reception of jumbo frames were added.

V10.00		V11.00	
Page	Description	Page	Revised Description
-	[7.5.5 Transmitting Data in Cut-Through Mode] N/A	7-87	[7.5.5 Transmitting Data in Cut-Through Mode] Setting the SF bit (b29) of the TX Mode register (GMAC_TXMODE) to 0 may lead to generation of an unexpected TX FIFO underflow interrupt. To avoid this, always set this bit to 1 (Store & Forward mode).
	[7.5.6 Jumbo Frames] N/A		[7.5.6 Jumbo Frames] This product does not support transmission and reception of frames exceeding 1,518 bytes, i.e. jumbo frames.

No.4-20 9.7 Memory Access Timing Examples

"STCSZn" was modified to "CSZn".

V10.00		V11.00	
Page	Description	Page	Revised Description
9-17 to 9-24	[9.7 Memory Access Timing Examples] The concerned signal name is "STCSZn" in the charts below. Figure 9.8 SRAM Read Cycles Figure 9.9 SRAM Read Cycles (with Wait Settings) Figure 9.10 SRAM Read Cycles (External Wait Insertion) Figure 9.11 SRAM Write Cycles (with No Wait) Figure 9.12 SRAM Write Cycles (with Wait States) Figure 9.13 SRAM Write Cycles (External Wait Insertion) Figure 9.14 PageROM Read Cycles (Single Transfer) Figure 9.15 PageROM Read Cycles (Four Burst Transfer)	9-17 to 9-24	[9.7 Memory Access Timing Examples] The concerned signal name is aligned to "CSZn" in the charts below. Figure 9.8 SRAM Read Cycles Figure 9.9 SRAM Read Cycles (with Wait Settings) Figure 9.10 SRAM Read Cycles (External Wait Insertion) Figure 9.11 SRAM Write Cycles (with No Wait) Figure 9.12 SRAM Write Cycles (with Wait States) Figure 9.13 SRAM Write Cycles (External Wait Insertion) Figure 9.14 Page ROM Read Cycles (Single Transfer) Figure 9.15 Page ROM Read Cycles (Four Burst Transfer)


No.4-21 9.7 Memory Access Timing Examples

The number of address setup waits in the SRAM write cycles was corrected.

V10.00		V11.00	
Page	Description	Page	Revised Description
9-20	[Figure 9.11 SRAM Write Cycles (with No Wait)] BSC : SBS3-SBS0 = 1111B (32 bits), SMCn: WWn3-WWn0 = 0000B/0001B (1 wait cycle), DWn3-DWn0 = 0000B (no wait), ACn3-ACn0 = 0000B/0001B (no wait)	9-20	[Figure 9.11 SRAM Write Cycles (with No Wait)] BSC : SBS3-SBS0 = 1111B (32 bits), SMCn: WWn3-WWn0 = 0000B/0001B (1 wait cycle), DWn3-DWn0 = 0000B (no wait), ACn3-ACn0 = 0000B/0001B (1 wait cycle)

No.4-22 11.1 Memory Maps

The instruction RAM area was modified to the instruction RAM mirror area.



No.4-23 11.1 Memory Map

Note regarding the instruction RAM mirror area was

V10.00		V11.00																										
Page	Description	Page	Revised Description																									
11-3	<p>[11.1 Memory MAP] Notes 1. This is only provided in the R-IN32M3-CL. 2. This is only provided in the R-IN32M3-EC. 3. The upper 52 Kbytes of the AHB peripheral registers area covers the range from the GPIO area to the synchronous burst memory controller control registers. For details, see the memory map of the R-IN32M3 Series User's Manual.</p>	11-4	<p>[11.1 Memory Map] Notes 1. This is only provided in the R-IN32M3-CL. 2. This is only provided in the R-IN32M3-EC. 3. The upper 52 Kbytes of the AHB peripheral registers area covers the range from the GPIO area to the synchronous burst memory controller control registers. For details, see the memory map of the R-IN32M3 Series User's Manual. 4. The addresses of the instruction RAM mirror area (768 Kbytes) where access actually occurs will change according to the selected boot mode, as shown in the table below. For details, see section 5.3, Memory MAP in Each Boot Mode, and section 4, Bus Architecture.</p> <table border="1"> <thead> <tr> <th>BOOT1</th> <th>BOOT0</th> <th>Boot Mode</th> <th>Access Destination Area</th> <th>Remarks</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>External memory boot</td> <td>—</td> <td>External MCU interface is disabled</td> </tr> <tr> <td>0</td> <td>1</td> <td>External serial flash ROM boot</td> <td>Reserved</td> <td>Access disabled</td> </tr> <tr> <td>1</td> <td>0</td> <td>External MCU boot</td> <td>Instruction RAM area</td> <td>—</td> </tr> <tr> <td>1</td> <td>1</td> <td>Instruction RAM boot</td> <td>Instruction RAM area</td> <td>Enabled only for debugging</td> </tr> </tbody> </table>	BOOT1	BOOT0	Boot Mode	Access Destination Area	Remarks	0	0	External memory boot	—	External MCU interface is disabled	0	1	External serial flash ROM boot	Reserved	Access disabled	1	0	External MCU boot	Instruction RAM area	—	1	1	Instruction RAM boot	Instruction RAM area	Enabled only for debugging
BOOT1	BOOT0	Boot Mode	Access Destination Area	Remarks																								
0	0	External memory boot	—	External MCU interface is disabled																								
0	1	External serial flash ROM boot	Reserved	Access disabled																								
1	0	External MCU boot	Instruction RAM area	—																								
1	1	Instruction RAM boot	Instruction RAM area	Enabled only for debugging																								

No.4-24 11.2.5 Control Registers, (2) HOSTIF Bus Control Register (HIFBCC)

The instruction RAM area was modified to the instruction RAM mirror area.

V10.00			V11.00					
Page	Description		Page	Revised Description				
11-17	[(2) HOSTIF Bus Control Register (HIFBCC)]		11-17	[(2) HOSTIF Bus Control Register (HIFBCC)]				
	Bit Position	Bit Name	Description	Bit Position	Bit Name	Description		
	1	RBUFON1	Enables or disables advance reading of the instruction RAM area. 0: Advance reading is disabled. 1: Advance reading is enabled.	1	RBUFON1	Enables or disables advance reading of the instruction RAM mirror area. 0: Advance reading is disabled. 1: Advance reading is enabled.		
11-18	[Table 11.7 Address Range for which Advance Reading and Page ROM Reading are Selectable]			[Table 11.7 Address Range for which Advance Reading and Page ROM Reading are Selectable]				
		Address Range		Related Enable Bits				
	Target Macro	MPU Space	Internal AHB Space	Advance Reading	Page ROM			
	Instruction RAM	0B FFFFH to 00 0000H	000B FFFFH to 0000 0000H	HIFBCC. RBUFON1	HIFPRC. PAGEON1			
				Target Macro	MPU Space	Internal AHB Space	Advance Reading	Page ROM
				Instruction RAM mirror area	0B FFFFH to 00 0000H	000B FFFFH to 0000 0000H	HIFBCC. RBUFON1	HIFPRC. PAGEON1

No.4-25 11.2.5 Control Registers (2) HOSTIF Bus Control Register (HIFBCC)

Caution regarding access to the instruction RAM mirror area while advance reading is enabled, added

V10.00			V11.00		
Page	Description		Page	Revised Description	
11-18	[(2) HOSTIF Bus Control Register (HIFBCC)]		11-18	[(2) HOSTIF Bus Control Register (HIFBCC)]	
	Caution: Some areas cannot be read in advance depending on the target macro even if advance reading is enabled.			Cautions 1. Some areas cannot be read in advance depending on the target macro even if advance reading is enabled. 2. If the last 16-byte area of the instruction RAM mirror area is read while advance reading is enabled, this will lead to assertion of the HERROUTZ pin.	

No.4-26 11.2.5 Control Registers, (4) HOSTIF page ROM control register (HIFPRC)

The instruction RAM area was modified to the instruction RAM mirror area.

V10.00			V11.00			
Page	Description		Page	Revised Description		
11-20	[(4) HOSTIF page ROM control register (HIFPRC)]		11-20	[(4) HOSTIF page ROM control register (HIFPRC)]		
	Bit Position	Bit Name	Description	Bit Position	Bit Name	Description
	1	PAGEON1	Page ROM reading of the instruction RAM area is set up. 0: SRAM reading 1: Page ROM reading	1	PAGEON1	Page ROM reading of the instruction RAM mirror area is set up. 0: SRAM reading 1: Page ROM reading

No.4-27 12.3 Connection with Serial Flash ROM

The names of R-IN pins in Figure 12.1 were modified

V10.00		V11.00	
Page	Description	Page	Revised Description
12-12	[Figure 12.1 Connection with Serial Flash ROM]	12-12	[Figure 12.1 Connection with Serial Flash ROM]
	<p>The diagram shows a box labeled 'R-IN32M3' on the left and a box labeled 'Serial flash ROM' on the right. Four lines connect them: SMCSZ to /S (/CS), SMSCK to C (CLK), SMSO to D (IO0), and SMSI to Q (IO1). A red box highlights the SMCSZ, SMSCK, SMSO, and SMSI pins in the R-IN32M3 box.</p>		<p>The diagram shows a box labeled 'R-IN32M3' on the left and a box labeled 'Serial flash ROM' on the right. Four lines connect them: SMCSZ (P17) to /S (/CS), SMSCK (P14) to C (CLK), SMSO (P16) to D (IO0), and SMSI (P15) to Q (IO1). A red box highlights the SMCSZ (P17), SMSCK (P14), SMSO (P16), and SMSI (P15) pins in the R-IN32M3 box.</p>

No.4-28 13.1.1 Overview

Description of Skipping was modified.

V10.00		V11.00	
Page	Description	Page	Revised Description
13-2	<p>[13.1.1 Overview]</p> <ul style="list-style-type: none"> • Skipping <p>A continuous access size and separation access size can be set respectively for the area for access in DMA transfer.</p> <p>After access to a set size for continuous access, the set separation access size can be skipped before access to the next address.</p>	13-2	<p>[13.1.1 Overview]</p> <ul style="list-style-type: none"> • Skipping <p>A continuous access size and skip space size can be set respectively for the areas for access in DMA transfer. After access to a set size for continuous access, the set skip space size can be skipped before access to the next address.</p>

No.4-29 13.4.6 DMA Trigger Source Selection Registers (DTFRn, RTDTR)

Note regarding external DMA transfer request inputs that are selected as DMA transfer trigger sources was added.

V10.00		V11.00																	
Page	Description	Page	Revised Description																
13-85	<p>[13.4.6 DMA Trigger Source Selection Registers (DTFRn, RTDTR)]</p> <table border="1"> <thead> <tr> <th>IFCn6-IFCn0</th> <th>Selection of a DMA Transfer Trigger Source</th> </tr> </thead> <tbody> <tr> <td>01H</td> <td>DMAREQZ0 pin (DMA transfer request) input (Only the setting of the DTFR0 register is effective.)</td> </tr> <tr> <td>02H</td> <td>02H DMAREQZ1 pin (DMA transfer request) input (Only the setting of the DTFR1 register is effective.)</td> </tr> <tr> <td>03H</td> <td>03H RTDMAREQZ0 pin (DMA transfer request) input (Only the setting of the RTDTR register is effective.)</td> </tr> </tbody> </table> <p>[13.4.6 DMA Trigger Source Selection Registers (DTFRn, RTDTR)]</p> <p>N/A</p>	IFCn6-IFCn0	Selection of a DMA Transfer Trigger Source	01H	DMAREQZ0 pin (DMA transfer request) input (Only the setting of the DTFR0 register is effective.)	02H	02H DMAREQZ1 pin (DMA transfer request) input (Only the setting of the DTFR1 register is effective.)	03H	03H RTDMAREQZ0 pin (DMA transfer request) input (Only the setting of the RTDTR register is effective.)	13-85	<p>[13.4.6 DMA Trigger Source Selection Registers (DTFRn, RTDTR)]</p> <table border="1"> <thead> <tr> <th>IFCn6-IFCn0</th> <th>Selection of a DMA Transfer Trigger Source</th> </tr> </thead> <tbody> <tr> <td>01H</td> <td>DMAREQZ0 pin (DMA transfer request) input Note</td> </tr> <tr> <td>02H</td> <td>DMAREQZ1 pin (DMA transfer request) input Note</td> </tr> <tr> <td>03H</td> <td>RTDMAREQZ0 pin (DMA transfer request) input Note</td> </tr> </tbody> </table> <p>[13.4.6 DMA Trigger Source Selection Registers (DTFRn, RTDTR)]</p> <p>Note: External DMA transfer request inputs (inputs on the DMAREQZ0, DMAREQZ1, and RTDMAREQZ pins) can be individually set as DMA transfer trigger requests with the corresponding registers listed below. DMAREQZ0 pin: DTFR0 register DMAREQZ1 pin: DTFR1 register RTDMAREQZ pin: RTDTR register</p>	IFCn6-IFCn0	Selection of a DMA Transfer Trigger Source	01H	DMAREQZ0 pin (DMA transfer request) input Note	02H	DMAREQZ1 pin (DMA transfer request) input Note	03H	RTDMAREQZ0 pin (DMA transfer request) input Note
IFCn6-IFCn0	Selection of a DMA Transfer Trigger Source																		
01H	DMAREQZ0 pin (DMA transfer request) input (Only the setting of the DTFR0 register is effective.)																		
02H	02H DMAREQZ1 pin (DMA transfer request) input (Only the setting of the DTFR1 register is effective.)																		
03H	03H RTDMAREQZ0 pin (DMA transfer request) input (Only the setting of the RTDTR register is effective.)																		
IFCn6-IFCn0	Selection of a DMA Transfer Trigger Source																		
01H	DMAREQZ0 pin (DMA transfer request) input Note																		
02H	DMAREQZ1 pin (DMA transfer request) input Note																		
03H	RTDMAREQZ0 pin (DMA transfer request) input Note																		



No.4-30 13.6 Interrupt Output

The column "Switch between Pulse Output and Interrupt Output", deleted.

V10.00					V11.00				
Page	Description				Page	Revised Description			
13-89	[Table 13.9 General DMA Controller Interrupt Output]				13-89	[Table 13.9 General DMA Controller Interrupt Output]			
	Interrupt Signal	Interrupt Source	Interrupt Detection Mask	Switch between Pulse Output and Interrupt Output	Interrupt Output Mask	Interrupt Signal	Interrupt Source	Interrupt Detection Mask	Interrupt Output Mask
	INTDMA _n	The DMA transaction is completed.	CHCFG _n register DEM = 1	DCTRL register LVINT = 0: Pulse output LVINT = 1: Level output	CHSTAT _n . INTM = 1	INTDMA _n	The DMA transaction is completed.	CHCFG _n register DEM = 1	CHSTAT _n . INTM = 1
		An invalid descriptor is read in link mode.	DIM in the header = 1				An invalid descriptor is read in link mode.	DIM in the header = 1	
	INTDMEERR	An error response is returned in response to a transfer request issued by the master interface.	— (Not available)		— (Not available)	INTDMEERR	An error response is returned in response to a transfer request issued by the master interface.	— (Not available)	— (Not available)
	[Table 13.10 Interrupt Output of DMA Controller for Real-Time Ports]					[Table 13.10 Interrupt Output of DMA Controller for Real-Time Ports]			
	Interrupt Signal	Interrupt Source	Interrupt Detection Mask	Switch between Pulse Output and Interrupt Output	Interrupt Output Mask	Interrupt Signal	Interrupt Source	Interrupt Detection Mask	Interrupt Output Mask
	INTRTDMA	The DMA transaction is completed.	RTCHCFG register DEM = 1	RTDCTRL register LVINT = 0: Pulse output LVINT = 1: Level output	RTCHSTAT. INTM = 1	INTRTDMA	The DMA transaction is completed.	RTCHCFG register DEM = 1	RTCHSTAT. INTM = 1
		An invalid descriptor is read in link mode.	DIM in the header = 1				An invalid descriptor is read in link mode.	DIM in the header = 1	
	INTRTDMEERR	An error response is returned in response to a transfer request issued by the master interface.	— (Not available)		— (Not available)	INTRTDMEERR	An error response is returned in response to a transfer request issued by the master interface.	— (Not available)	— (Not available)



No.4-31 17.4.2 Master/Slave Connections [1/2]

Diagram of connections between one master and one slave was modified.

V10.00		V11.00	
Page	Description	Page	Revised Description
17-38	<p>[(1) One master and one slave]</p>  <p>Figure 17.4 Direct Master/Slave Connection</p>	17-38	<p>[(1) One master and one slave]</p>  <p>Figure 17.4 Direct Master/Slave Connection</p>

No.4-31 17.4.2 Master/Slave Connection [2/2]

Diagram of connections between one master and two slaves was modified, CSIH pin names were changed, and the CSIHnTSSI pin was deleted.

V10.00		V11.00	
Page	Description	Page	Revised Description
17-38	<p>[(2) One master and two slaves] The following figure illustrates the connections between an R-IN32M3 as a master and two slaves. In this example, an R-IN32M3 can be configured to supply one chip select (CS) signal to each slave. This signal is connected to the slave select input CSIHnTSSI of the slave.</p>  <p>Figure 17.5 Connection between One Master and Two Slaves</p> <p>The default chip select level is active low. In other words, when the slave select input signal (CSIHnTSSI) of a slave is at the low level, that slave is selected as a CSIH slave (and enabled). However, to use a chip select signal (CS) for another device, programming that sets the chip select signal output level to active high is possible. If a slave is not selected, it will neither receive nor transmit data. In addition, its output CSIHnTSo is set to input mode in order to avoid interference with the output of another slave that was selected.</p>	17-38	<p>[(2) One master and two slaves] The following figure illustrates the connections between an R-IN32M3 as a master and two slaves. In this example, an R-IN32M3 can be configured to supply one chip select (CS) signal to each slave. This signal is connected to the slave select input SSI of the slave.</p>  <p>Figure 17.5 Connection between One Master and Two Slaves</p> <p>The default chip select level is active low. In other words, when the slave select input signal (SSI) of a slave is at the low level, that slave is selected as a CSIH slave (and enabled). However, to use a chip select signal (CS) for another device, programming that sets the chip select signal output level to active high is possible. If a slave is not selected, it will neither receive nor transmit data. In addition, its output MISO is set to input mode in order to avoid interference with the output of another slave that was selected.</p>
17-39	<p>[(3) CSIHnTSo output control] The CSIH can output CSIHnTSo when all of the following conditions are satisfied:</p> <ul style="list-style-type: none"> • The CSIH is enabled (CSIHnCTL0.CSIHnPWR = 1). • The CSIH is operated in transmit-only or transmit/receive mode (CSIHnCTL0.CSIHnTXE = 1). <p>By using this function, signal congestions on the external CSIHnTSo signal line can be avoided.</p>	17-39	<p>[(3) CSISOn output control] The CSIH can output CSISOn when all of the following conditions are satisfied:</p> <ul style="list-style-type: none"> • The CSIH is enabled (CSIHnCTL0.CSIHnPWR = 1). • The CSIH is operated in transmit-only or transmit/receive mode (CSIHnCTL0.CSIHnTXE = 1). <p>By using this function, signal congestions on the external CSISOn signal line can be avoided.</p>

No.4-32 18.3 Registers (6) IICBn high-level width setting register (IICBnWH)

Generation timing of $t_{SU:STA}$ was modified and $t_{HD:DAT}$ was added in the timing chart.

V10.00		V11.00																																																																	
Page	Description	Page	Revised Description																																																																
18-13	Table 18.4 Conditions for Generating Serial Output Timing	18-13	Table 18.4 Conditions for Generating Serial Output Timing																																																																
	<table border="1"> <thead> <tr> <th>Symbol</th> <th>Description</th> <th>Standard Mode</th> <th>Fast Mode</th> </tr> </thead> <tbody> <tr> <td>$t_{HD:STA}$</td> <td>Start condition hold time</td> <td>IICB0WH / PCLK</td> <td>IICB0WH / PCLK</td> </tr> <tr> <td>t_{LOW}</td> <td>SCL low-level width period</td> <td>IICB0WL / PCLK</td> <td>IICB0WL / PCLK</td> </tr> <tr> <td>t_{HIGH}</td> <td>SCL high-level width period</td> <td>IICB0WH / PCLK</td> <td>IICB0WH / PCLK</td> </tr> <tr> <td>$t_{SU:STA}$</td> <td>Start condition setup time</td> <td>IICB0WL / PCLK</td> <td>IICB0WL / PCLK</td> </tr> <tr> <td>$t_{SU:STO}$</td> <td>Stop condition setup time</td> <td>IICB0WH / PCLK</td> <td>IICB0WH / PCLK</td> </tr> <tr> <td>t_{BUF}</td> <td>Bus free time (interval between stop condition and start condition)</td> <td>IICB0WL / PCLK</td> <td>IICB0WL / PCLK</td> </tr> <tr> <td>$t_{HD:DAT}$</td> <td>Data hold time</td> <td>IICB0WL[9:2] / PCLK</td> <td>IICB0WL[9:2] / PCLK</td> </tr> </tbody> </table>	Symbol	Description	Standard Mode	Fast Mode	$t_{HD:STA}$	Start condition hold time	IICB0WH / PCLK	IICB0WH / PCLK	t_{LOW}	SCL low-level width period	IICB0WL / PCLK	IICB0WL / PCLK	t_{HIGH}	SCL high-level width period	IICB0WH / PCLK	IICB0WH / PCLK	$t_{SU:STA}$	Start condition setup time	IICB0WL / PCLK	IICB0W L / PCLK	$t_{SU:STO}$	Stop condition setup time	IICB0WH / PCLK	IICB0WH / PCLK	t_{BUF}	Bus free time (interval between stop condition and start condition)	IICB0WL / PCLK	IICB0WL / PCLK	$t_{HD:DAT}$	Data hold time	IICB0WL[9:2] / PCLK	IICB0WL[9:2] / PCLK		<table border="1"> <thead> <tr> <th>Symbol</th> <th>Description</th> <th>Standard Mode</th> <th>Fast Mode</th> </tr> </thead> <tbody> <tr> <td>$t_{HD:STA}$</td> <td>Start condition hold time</td> <td>IICB0WH / PCLK</td> <td>IICB0WH / PCLK</td> </tr> <tr> <td>t_{LOW}</td> <td>SCL low-level width period</td> <td>IICB0WL / PCLK</td> <td>IICB0WL / PCLK</td> </tr> <tr> <td>t_{HIGH}</td> <td>SCL high-level width period</td> <td>IICB0WH / PCLK</td> <td>IICB0WH / PCLK</td> </tr> <tr> <td>$t_{SU:STA}$</td> <td>Start condition setup time</td> <td>IICB0WL / PCLK</td> <td>IICB0WLH / PCLK</td> </tr> <tr> <td>$t_{SU:STO}$</td> <td>Stop condition setup time</td> <td>IICB0WH / PCLK</td> <td>IICB0WH / PCLK</td> </tr> <tr> <td>t_{BUF}</td> <td>Bus free time (interval between stop condition and start condition)</td> <td>IICB0WL / PCLK</td> <td>IICB0WL / PCLK</td> </tr> <tr> <td>$t_{HD:DAT}$</td> <td>Data hold time</td> <td>IICB0WL[9:2] / PCLK</td> <td>IICB0WL[9:2] / PCLK</td> </tr> </tbody> </table>	Symbol	Description	Standard Mode	Fast Mode	$t_{HD:STA}$	Start condition hold time	IICB0WH / PCLK	IICB0WH / PCLK	t_{LOW}	SCL low-level width period	IICB0WL / PCLK	IICB0WL / PCLK	t_{HIGH}	SCL high-level width period	IICB0WH / PCLK	IICB0WH / PCLK	$t_{SU:STA}$	Start condition setup time	IICB0WL / PCLK	IICB0W L H / PCLK	$t_{SU:STO}$	Stop condition setup time	IICB0WH / PCLK	IICB0WH / PCLK	t_{BUF}	Bus free time (interval between stop condition and start condition)	IICB0WL / PCLK	IICB0WL / PCLK	$t_{HD:DAT}$	Data hold time	IICB0WL[9:2] / PCLK	IICB0WL[9:2] / PCLK
Symbol	Description	Standard Mode	Fast Mode																																																																
$t_{HD:STA}$	Start condition hold time	IICB0WH / PCLK	IICB0WH / PCLK																																																																
t_{LOW}	SCL low-level width period	IICB0WL / PCLK	IICB0WL / PCLK																																																																
t_{HIGH}	SCL high-level width period	IICB0WH / PCLK	IICB0WH / PCLK																																																																
$t_{SU:STA}$	Start condition setup time	IICB0WL / PCLK	IICB0W L / PCLK																																																																
$t_{SU:STO}$	Stop condition setup time	IICB0WH / PCLK	IICB0WH / PCLK																																																																
t_{BUF}	Bus free time (interval between stop condition and start condition)	IICB0WL / PCLK	IICB0WL / PCLK																																																																
$t_{HD:DAT}$	Data hold time	IICB0WL[9:2] / PCLK	IICB0WL[9:2] / PCLK																																																																
Symbol	Description	Standard Mode	Fast Mode																																																																
$t_{HD:STA}$	Start condition hold time	IICB0WH / PCLK	IICB0WH / PCLK																																																																
t_{LOW}	SCL low-level width period	IICB0WL / PCLK	IICB0WL / PCLK																																																																
t_{HIGH}	SCL high-level width period	IICB0WH / PCLK	IICB0WH / PCLK																																																																
$t_{SU:STA}$	Start condition setup time	IICB0WL / PCLK	IICB0W L H / PCLK																																																																
$t_{SU:STO}$	Stop condition setup time	IICB0WH / PCLK	IICB0WH / PCLK																																																																
t_{BUF}	Bus free time (interval between stop condition and start condition)	IICB0WL / PCLK	IICB0WL / PCLK																																																																
$t_{HD:DAT}$	Data hold time	IICB0WL[9:2] / PCLK	IICB0WL[9:2] / PCLK																																																																

No.4-33 18.6.1 Single Transfer Mode (3) Example of communications in single transfer mode (slave reception)

Unnecessary bit was deleted from <5> Data reception completion processing.

V10.00		V11.00	
Page	Description	Page	Revised Description
18-41	<p>[<5> Data reception completion processing]</p> <ul style="list-style-type: none"> Set the IICBnCTL0.IICBnSLWT bit to 1 and the IICBnCTL0.IICBnSLAC bit to 0. Next, exit the wait state by setting the IICBnTRG.IICBnWRET bit (to 1). The end of the data is notified to the transmitting device without outputting ACK. 	18-41	<p>[<5> Data reception completion processing]</p> <ul style="list-style-type: none"> Set the IICBnCTL0.IICBnSLAC bit to 0. Next, exit the wait state by setting the IICBnTRG.IICBnWRET bit (to 1). The end of the data is notified to the transmitting device without outputting ACK.

No.4-34 21.7 System Protect Command Register (SYSPCMD)

Supplementary information was added to caution on operation after completion of writing to the system protect command register.

V10.00		V11.00	
Page	Description	Page	Revised Description
21-7	<p>[21.7 System Protect Command Register (SYSPCMD)]</p> <p>Cautions 1. A value is not written to the register in steps <1>, <2> and <3>. 2. Be sure to clear this bit to 0 after the completion of writing to an applicable register.</p>	21-7	<p>[21.7 System Protect Command Register (SYSPCMD)]</p> <p>Cautions 1. A value is not written to the register in steps <1>, <2> and <3>. 2. Be sure to clear this bit to 0 (setting for protection) after the completion of writing to an applicable register.</p>

No.4-35 22. Debugging

The recommended in-circuit emulator (ICE), modified

V10.00		V11.00	
Page	Description	Page	Revised Description
22-1	<p>[22. Debugging]</p> <p>The recommended in-circuit emulators (ICE) to be connected to an R-IN32M3 are: I-jet (without trace feature) and JTAGjet (with trace feature) from IAR Systems, and adviceLUNA from Yokogawa Digital Computer Corporation.</p>	22-1	<p>[22. Debugging]</p> <p>The recommended in-circuit emulators (ICE) to be connected to an R-IN32M3 are: I-jet (without trace feature) and JTAGjet (with trace feature) from IAR Systems, and adviceLUNA II from DTS INSIGHT Corporation.</p>



No.5-1 12. Serial Flash ROM Connection Pins

The names of R-IN pins were modified in the connection example.

V3.00		V4.00	
Page	Description	Page	Revised Description
37	<p>[Figure 12.1 Connection Example with Serial Flash ROM]</p>	37	<p>[Figure 12.1 Connection Example with Serial Flash ROM]</p>

No.5-2 17. CSIH Pins

A section was newly added.

V3.00		V4.00	
Page	Description	Page	Revised Description
-	N/A	42	<p>[17. CSIH Pins] Newly added</p> <p>17. CSIH Pins</p> <p>Examples of connections of an R-IN32M3 with a CSI master and slave are given below.</p> <p>17.1 One Master and One Slave</p> <p>The following figure illustrates the connections between one master and one slave.</p>  <p>17.2 One Master and Two Slaves</p> <p>The following figure illustrates the connections between an R-IN32M3 as a master and two slaves. In this example, an R-IN32M3 supplies one chip select (CS) signal to each of the slaves. This signal is connected to the slave select input (SSI) of the slave.</p> 

No.5-3 22.4 BSCAN Non-Supported Pins Non-supported pins were added.

V3.00		V4.00																		
Page	Description	Page	Revised Description																	
49	<p>[Table 21.1 List of BSCAN Non-Supported Pins]</p> <table border="1"> <thead> <tr> <th>R-IN32M3-EC</th> </tr> </thead> <tbody> <tr> <td>XT1</td> </tr> <tr> <td>XT2</td> </tr> <tr> <td>PONRZ</td> </tr> <tr> <td>:</td> </tr> <tr> <td>LX</td> </tr> <tr> <td>EXTRES</td> </tr> </tbody> </table>	R-IN32M3-EC	XT1	XT2	PONRZ	:	LX	EXTRES	50	<p>[Table 22.1 List of BSCAN Non-Supported Pins]</p> <table border="1"> <thead> <tr> <th>R-IN32M3-EC</th> </tr> </thead> <tbody> <tr> <td>XT1</td> </tr> <tr> <td>XT2</td> </tr> <tr> <td>PONRZ</td> </tr> <tr> <td>:</td> </tr> <tr> <td>LX</td> </tr> <tr> <td>EXTRES</td> </tr> <tr> <td>FB</td> </tr> <tr> <td>P0_SD_N</td> </tr> <tr> <td>P1_SD_N</td> </tr> </tbody> </table>	R-IN32M3-EC	XT1	XT2	PONRZ	:	LX	EXTRES	FB	P0_SD_N	P1_SD_N
R-IN32M3-EC																				
XT1																				
XT2																				
PONRZ																				
:																				
LX																				
EXTRES																				
R-IN32M3-EC																				
XT1																				
XT2																				
PONRZ																				
:																				
LX																				
EXTRES																				
FB																				
P0_SD_N																				
P1_SD_N																				

No.5-4 22.6 Notes on Using BSDL

A section was newly added.

V3.00		V4.00		
Page	Description	Page	Revised Description	
-	N/A	51	<p>[22.6 Notes on Using BSDL]</p> <p>When the BSDL file is used, the control cell that is not used on the BSDL may cause the following errors. When the error occurs, treat it as a pseudo error.</p> <table border="1"> <tr> <td> <p>Error log <Partially excerpted>:</p> <p>Error, Line 1112, Control cell 236 does not enable any driver.</p> <p>Error, Line 1112, Control cell 238 does not enable any driver.</p> <p>Error, Line 1112, Control cell 240 does not enable any driver.</p> <p>Error, Line 1112, Control cell 242 does not enable any driver.</p> <p>Error, Line 1112, Control cell 244 does not enable any driver.</p> <p>Error, Line 1112, Control cell 246 does not enable any driver.</p> </td> </tr> </table>	<p>Error log <Partially excerpted>:</p> <p>Error, Line 1112, Control cell 236 does not enable any driver.</p> <p>Error, Line 1112, Control cell 238 does not enable any driver.</p> <p>Error, Line 1112, Control cell 240 does not enable any driver.</p> <p>Error, Line 1112, Control cell 242 does not enable any driver.</p> <p>Error, Line 1112, Control cell 244 does not enable any driver.</p> <p>Error, Line 1112, Control cell 246 does not enable any driver.</p>
<p>Error log <Partially excerpted>:</p> <p>Error, Line 1112, Control cell 236 does not enable any driver.</p> <p>Error, Line 1112, Control cell 238 does not enable any driver.</p> <p>Error, Line 1112, Control cell 240 does not enable any driver.</p> <p>Error, Line 1112, Control cell 242 does not enable any driver.</p> <p>Error, Line 1112, Control cell 244 does not enable any driver.</p> <p>Error, Line 1112, Control cell 246 does not enable any driver.</p>				

No.5-5 25. Thermal Design

Section title was modified.

V3.00		V4.00	
Page	Description	Page	Revised Description
53	<p>[24 Guide to Design] 24 Guide to Thermal Design This section describes the thermal characteristics of the R-IN32M3, and includes notes that require attention in the design of the board on which the device is mounted in terms of the dissipation of heat and the prevention of abnormal heating. Since the R-IN32M3-EC incorporates an Ethernet PHY module, large-capacity memory, and a regulator, it requires greater consideration of heat than most devices. Design the board and casing in consideration of heat dissipation.</p>	54	<p>[25. Thermal Design] 25 Thermal Design This section describes the thermal characteristics of the R-IN32M3, and includes notes that require attention in the design of the board on which the device is mounted in terms of the dissipation of heat and the prevention of abnormal heating. Since the R-IN32M3-EC incorporates an Ethernet PHY module, large-capacity memory, and a regulator, it requires greater consideration of heat than most devices. Design the board and casing in consideration of heat dissipation.</p>

No.5-6 26. Countermeasure for Noise

Description on stopping clock output as a countermeasure for noise was added.

V3.00		V4.00	
Page	Description	Page	Revised Description
-	N/A	64	<p>[26. Countermeasure for Noise] Newly added</p> <p>26.1 Stopping Clock Output If the BUSCLK pin is not in use, output on the pin from an R-IN32M3 can be stopped. See section 2.2.2, Clock Control Registers (CLKGTD0, CLKGTD1) in the <i>R-IN32M3 Series User's Manual: Peripheral Modules</i> regarding control of the GCBCLK bit in the CLKGTD0 register, which enables or disables output from the BUSCLK pin.</p>

No.6-1 1.2 Development Environment

The information on the recommended in-circuit emulator was changed.

V5.00					V6.00					
Page	Description				Page	Revised Description				
2	[Table 1.1 List of Software Development Tools (Tool Chain)]				2	[Table 1.1 List of Software Development Tools (Tool Chain)]				
	Tool Chain	IDE	Compiler	Debugger	ICE	Tool Chain	IDE	Compiler	Debugger	ICE
	KEIL MDK-ARM	µVision V5.18.0.0 (ARM)	µVision V5.18.0.0 (ARM)	µVision V5.18.0.0 (ARM)	ULINK2 ULINKpro (ARM)	Keil MDK-Arm	µVision V5.18.0.0 (Arm)	µVision V5.18.0.0 (Arm)	µVision V5.18.0.0 (Arm)	ULINK2 ULINKpro (Arm)
	GNU	-	Sourcery G++ Lite for ARM EABI 2012.09-63 (Mentor Graphics)	microVIEW-PLUS Ver.5.11PL3 (Yokogawa Digital Computer)	adviceLUNA 2.03-00 (Yokogawa Digital Computer)	GNU	-	Sourcery G++ Lite for ARM EABI 2012.09-63 (Mentor Graphics)	microVIEW-PLUS Ver.5.11PL3 (DTS INSIGHT Corporation)	adviceLUNA 2.03-00 (DTS INSIGHT Corporation)
	IAR	Embedded Workbench for ARM V6.60.1 (IAR Systems)	Embedded Workbench for ARM V6.60.1 (IAR Systems)	Embedded Workbench for ARM V6.60.1 (IAR Systems)	I-jet JTAGjet-Trace-CM (IAR Systems)	IAR	Embedded Workbench for Arm (Please use the latest version) (IAR Systems)			I-jet JTAGjet-Trace-CM (IAR Systems)

No.6-2 3.2.1 Memory Maps

Note regarding the instruction RAM mirror area was

V5.00		V6.00																										
Page	Description	Page	Revised Description																									
11	[3.2.1 Memory Map] N/A	11	[3.2.1 Memory Maps] Note: The addresses of the instruction RAM mirror area (768 Kbytes) where access actually occurs will change according to the selected boot mode. For details, see section 5.3, Memory MAP in Each Boot Mode, in the R-IN32M3 Series User's Manual: Peripheral Modules.																									
12	[3.2.1 Memory Map] N/A	12	[3.2.1 Memory Maps] Note: The addresses of the instruction RAM mirror area (768 Kbytes) where access actually occurs will change according to the selected boot mode. For details, see section 5.3, Memory MAP in Each Boot Mode, in the R-IN32M3 Series User's Manual: Peripheral Modules.																									
15	[3.2.1 Memory Map] N/A	15	[3.2.1 Memory Maps] Note: The addresses of the instruction RAM mirror area (768 Kbytes) where access actually occurs will change according to the selected boot mode, as shown in the table below. For details, see section 5.3, Memory MAP in Each Boot Mode, and section 4, Bus Architecture, in the R-IN32M3 Series User's Manual: Peripheral Modules. <table border="1"> <thead> <tr> <th>BOOT1</th> <th>BOOT0</th> <th>Boot Mode</th> <th>Access Destination Area</th> <th>Remarks</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>External memory boot</td> <td>—</td> <td>External MCU interface is disabled</td> </tr> <tr> <td>0</td> <td>1</td> <td>External serial flash ROM boot</td> <td>Reserved</td> <td>Access disabled</td> </tr> <tr> <td>1</td> <td>0</td> <td>External MCU boot</td> <td>Instruction RAM area</td> <td>—</td> </tr> <tr> <td>1</td> <td>1</td> <td>Instruction RAM boot</td> <td>Instruction RAM area</td> <td>Enabled only for debugging</td> </tr> </tbody> </table>	BOOT1	BOOT0	Boot Mode	Access Destination Area	Remarks	0	0	External memory boot	—	External MCU interface is disabled	0	1	External serial flash ROM boot	Reserved	Access disabled	1	0	External MCU boot	Instruction RAM area	—	1	1	Instruction RAM boot	Instruction RAM area	Enabled only for debugging
BOOT1	BOOT0	Boot Mode	Access Destination Area	Remarks																								
0	0	External memory boot	—	External MCU interface is disabled																								
0	1	External serial flash ROM boot	Reserved	Access disabled																								
1	0	External MCU boot	Instruction RAM area	—																								
1	1	Instruction RAM boot	Instruction RAM area	Enabled only for debugging																								
16	[3.2.1 Memory Map] N/A	16, 17	[3.2.1 Memory Maps] Note: The addresses of the instruction RAM mirror area (768 Kbytes) where access actually occurs will change according to the selected boot mode, as shown in the table below. For details, see section 5.3, Memory MAP in Each Boot Mode, and section 4, Bus Architecture, in the R-IN32M3 Series User's Manual: Peripheral Modules. <table border="1"> <thead> <tr> <th>BOOT1</th> <th>BOOT0</th> <th>Boot Mode</th> <th>Access Destination Area</th> <th>Remarks</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>External memory boot</td> <td>—</td> <td>External MCU interface is disabled</td> </tr> <tr> <td>0</td> <td>1</td> <td>External serial flash ROM boot</td> <td>Reserved</td> <td>Access disabled</td> </tr> <tr> <td>1</td> <td>0</td> <td>External MCU boot</td> <td>Instruction RAM area</td> <td>—</td> </tr> <tr> <td>1</td> <td>1</td> <td>Instruction RAM boot</td> <td>Instruction RAM area</td> <td>Enabled only for debugging</td> </tr> </tbody> </table>	BOOT1	BOOT0	Boot Mode	Access Destination Area	Remarks	0	0	External memory boot	—	External MCU interface is disabled	0	1	External serial flash ROM boot	Reserved	Access disabled	1	0	External MCU boot	Instruction RAM area	—	1	1	Instruction RAM boot	Instruction RAM area	Enabled only for debugging
BOOT1	BOOT0	Boot Mode	Access Destination Area	Remarks																								
0	0	External memory boot	—	External MCU interface is disabled																								
0	1	External serial flash ROM boot	Reserved	Access disabled																								
1	0	External MCU boot	Instruction RAM area	—																								
1	1	Instruction RAM boot	Instruction RAM area	Enabled only for debugging																								

No.6-3 3.2.1 Memory Maps [1/2]

Locations of "Instruction RAM area" and "Instruction RAM mirror area" were corrected.

V5.00		V6.00	
Page	Description	Page	Revised Description
11	<p>[Figure 3.2 Entire Memory Map (R-IN32M3-EC)]</p>	11	<p>[Figure 3.2 Entire Memory Map (R-IN32M3-EC)]</p>


No.6-3 3.2.1 Memory Maps [2/2]

Locations of "Instruction RAM area" and "Instruction RAM mirror area" were corrected.

V5.00		V6.00	
Page	Description	Page	Revised Description
12	<p>[Figure 3.3 Entire Memory Map (R-IN32M3-CL)]</p> <p>Memory map for V5.00 (R-IN32M3-CL) showing address ranges and components:</p> <ul style="list-style-type: none"> 400A FFFFH - 400A 4800H: Reserved 400A 4800H - 400A 4400H: CC-Link (Master/Slave) Bridge control registers (1Kbyte) 400A 4400H - 400A 4000H: CC-Link IE Field Network Bridge control registers (1Kbyte) 400A 4000H - 400A 3400H: Reserved 400A 3400H - 400A 3000H: Real-time port (1Kbyte) 400A 3000H - 400A 2C00H: GPIO (1Kbyte) 400A 2C00H - 400A 2800H: DMA controller RTPORT control registers area (1Kbyte) 400A 2800H - 400A 2400H: DMA controller control registers area (1Kbyte) 400A 2400H - 400A 2000H: Serial flash ROM memory controller control registers area (1Kbyte) 400A 2000H - 400A 1000H: External memory controller control registers area (1Kbyte) 400A 1000H - 400A 0000H: Reserved 4009 2000H - 4009 1000H: QINT BUFID (4Kbyte) 4009 1000H - 4009 0000H: Giga bit Ether (4Kbyte) 4008 0000H - 400A FFFFH: AHB Peripheral registers area (192Kbyte) 4008 0000H - 4007 FFFFH: APB Peripheral registers area (512Kbyte) 4000 0000H - 22FF FFFFH: Reserved 22FF FFFFH - 2200 0000H: bitband alias area (16Mbyte) 2200 0000H - 2008 0000H: Reserved 2008 0000H - 2007 FFFFH: Data RAM area (512Kbyte) 2000 0000H - 1FFF FFFFH: External memory area (256Mbyte) 1000 0000H - 0FFF FFFFH: Buffer memory area (128Mbyte) 0800 0000H - 040C 0000H: Reserved 040C 0000H - 040B FFFFH: Instruction RAM mirror area (768Kbyte) 0400 0000H - 03FF FFFFH: Serial flash ROM area (32Mbyte) 0200 0000H - 000C 0000H: Reserved 000C 0000H - 000B FFFFH: Instruction RAM area (768Kbyte) 0000 0000H - 0000 0000H: Reserved 	12	<p>[Figure 3.3 Entire Memory Map (R-IN32M3-CL)]</p> <p>Revised memory map for V6.00 (R-IN32M3-CL) showing address ranges and components:</p> <ul style="list-style-type: none"> 400A FFFFH - 400A 4800H: Reserved 400A 4800H - 400A 4400H: CC-Link (Master/Slave) Bridge control registers (1 Kbyte) 400A 4400H - 400A 4000H: CC-Link IE Field Network Bridge control registers (1 Kbyte) 400A 4000H - 400A 3400H: Reserved 400A 3400H - 400A 3000H: Real-time port (1 Kbyte) 400A 3000H - 400A 2C00H: GPIO (1 Kbyte) 400A 2C00H - 400A 2000H: DMA controller RTPORT control registers area (1 Kbyte) 400A 2000H - 400A 1000H: DMA controller control registers area (1 Kbyte) 400A 1000H - 400A 0000H: Serial flash ROM memory controller control registers area (1 Kbyte) 400A 0000H - 4009 2000H: External memory controller control registers area (1 Kbyte) 4009 2000H - 4009 1000H: Reserved 4009 1000H - 4009 0000H: QINT BUFID (4 Kbytes) 4008 0000H - 400A FFFFH: AHB Peripheral registers area (192 Kbytes) 4008 0000H - 4007 FFFFH: APB Peripheral registers area (512 Kbytes) 4000 0000H - 22FF FFFFH: Reserved 22FF FFFFH - 2200 0000H: Bitband alias area (16 Mbytes) 2200 0000H - 2008 0000H: Reserved 2008 0000H - 2007 FFFFH: Data RAM area (512 Kbytes) 2000 0000H - 1FFF FFFFH: External memory area (256 Mbytes) 1000 0000H - 0FFF FFFFH: Buffer memory area (128 Mbytes) 0800 0000H - 040C 0000H: Reserved 040C 0000H - 040B FFFFH: Instruction RAM area (768 Kbytes) 0400 0000H - 03FF FFFFH: Serial flash ROM area (32 Mbytes) 0200 0000H - 000C 0000H: Reserved 000C 0000H - 000B FFFFH: Instruction RAM mirror area (768 Kbytes) 0000 0000H - 0000 0000H: Reserved


No.6-4 3.2.1 Memory Maps [1/2]

"Instruction RAM area" was corrected to "Instruction RAM mirror area".



No.6-4 3.2.1 Memory Maps [2/2]

"Instruction RAM area" was corrected to "Instruction RAM mirror area".



No.6-5 6.4.1 Initialization of IIC Controller

Timing setting values were modified and supplementary information was added.

V5.00		V6.00	
Page	Description	Page	Revised Description
35	<p>[(4) Function]</p> <p>This function makes initial settings for the IIC controller of the selected channel. ER_PARAM is returned if the selected channel is not 0 or 1.</p> <ul style="list-style-type: none"> • IIC clock setting <ul style="list-style-type: none"> > Fast mode: 400 kHz • IIC timing setting <ul style="list-style-type: none"> > Stop and start interval : 80xPCLK > Setup cycles <ul style="list-style-type: none"> Start condition : 80xPCLK Stop condition : 45xPCLK Write data : 2xPCLK > Hold cycles <ul style="list-style-type: none"> Start condition : 45xPCLK Data : 80xPCLK Write data : 0xPCLK Read data : 2xPCLK <p>Remark: The IIC clock setting "400 kHz" is based on the assumption that both the rise and fall times of SDAn and SCLn are 20 ns. Change the register settings appropriately according to your usage environment. For details, refer to the R-IN32M4 Series User's Manual; Peripheral Modules.</p>	36	<p>[(4) Function]</p> <p>This function makes initial settings for the IIC controller of the selected channel. ER_PARAM is returned if the selected channel is not 0 or 1.</p> <ul style="list-style-type: none"> • IIC clock setting <ul style="list-style-type: none"> > Fast mode: 400 kHz • IIC timing setting <ul style="list-style-type: none"> > Stop and start interval : 130 x PCLK cycle (ns) SCL low-level width : 130 x PCLK cycle (ns) SCL high-level width : 116 x PCLK cycle (ns) > Setup cycles <ul style="list-style-type: none"> Start condition : 116 x PCLK cycle (ns) Stop condition : 116 x PCLK cycle (ns) > Hold cycles <ul style="list-style-type: none"> Start condition : 116 x PCLK cycle (ns) Data : 32 x PCLK cycle (ns) <p>Remarks 1. The IIC clock setting "400 kHz" is based on the assumption that both the rise and fall times of SDAn and SCLn are 20 ns. Change the register settings appropriately according to your usage environment. For details, refer to the R-IN32M3 Series User's Manual; Peripheral Modules.</p> <p>2. PCLK cycle = 10 ns</p>

No.6-6 6.5.5 Confirmation of Received Data (for Slave)

The description was corrected. (Tx mode → Rx mode)

V5.00		V6.00	
Page	Description	Page	Revised Description
46	<p>[(4) Function]</p> <p>When the selected CSI controller is in Rx mode, the return value is presence of CSI received data.</p> <p>When the CSI controller is in master mode, ER_NOTYET (no received data) is always returned because received data is not stored.</p> <p>ER_PARAM is returned if the channel selection argument is not 0 or 1.</p> <p>If the CSI controller is not in Tx mode, ER_INVALID (mode error) is returned.</p>	47	<p>[(4) Function]</p> <p>When the selected channel is in Rx mode, the return value is presence of CSI received data.</p> <p>When the CSI controller is in master mode, ER_NOTYET (no received data) is always returned because received data is not stored.</p> <p>ER_PARAM is returned if the channel selection argument is not 0 or 1.</p> <p>If the CSI controller is not in Rx mode, ER_INVALID (mode error) is returned.</p>

No.6-7 6.9 CAN Control

The section on the CAN control was added.

V5.00		V6.00	
Page	Description	Page	Revised Description
-	N/A	57 to 76	<p>[6.9 CAN Control] The following sections were added.</p> <ul style="list-style-type: none"> 6.9.1 Enabling CAN controller 6.9.2 Initialization of CAN Controller 6.9.3 Forced Termination of CAN Controller 6.9.4 Acquisition of CAN Operating Mode 6.9.5 Setting CAN Operating Mode 6.9.6 Acquisition of CAN Reception Data (CANID, Data, DLC) 6.9.7 Acquisition of CAN Reception Data (Data, DLC) 6.9.8 Setting CAN Transmission Data (CAN_ID, Data, DLC) 6.9.9 Setting CAN Transmission Data 6.9.10 Request of CAN Data Transmission 6.9.11 Acquisition of CAN Data Transmission Information 6.9.12 Acquisition of Reception Buffer Number of CAN Data 6.9.13 Acquisition of CAN Channel Status 6.9.14 Clearing CAN Channel Status 6.9.15 Acquisition of CAN Bus Status

No.7-1 3. Specified Parts and Recommended Parts

One zener diode, added

V1.01			V1.02		
Page	Description		Page	Revised Description	
4	[Table 3.1 Recommended Parts]		4	[Table 3.1 Recommended Parts]	
	Product Name	Model Name ^{Note1}	Manufacturer		
	Filter	MCT7050-A401	Sinka Japan Co.,Ltd.		
	RS485 transceiver	SN75ALS181NS	Texas Instruments Japan, Inc.		
	Zener diode	RD6.2Z	Renesas Electronics.		
		STZU6.2NT146	ROHM Co., Ltd.		

No.7-2 5. CC-Link Remote Device Station Pins

The function of the IOTENSU pin, Low fixed, was

V1.01				V1.02																			
Page	Description			Page	Revised Description																		
6	[Table 5.1 Correspondence between CC-Link Remote Device Station Pins and R-IN32M3 Series Pins] <table border="1"> <thead> <tr> <th>CC-Link Pin Name</th> <th>R-IN32M3 Pin Name</th> <th>Shared Port</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>IOTENSU</td> <td>CCS_IOTENSU</td> <td>P22</td> <td>Initial setting pin</td> </tr> </tbody> </table>			CC-Link Pin Name	R-IN32M3 Pin Name	Shared Port	Description	IOTENSU	CCS_IOTENSU	P22	Initial setting pin	6	[Table 5.1 Correspondence between CC-Link Remote Device Station Pins and R-IN32M3 Series Pins] <table border="1"> <thead> <tr> <th>CC-Link Pin Name</th> <th>R-IN32M3 Pin Name</th> <th>Shared Port</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>IOTENSU</td> <td>CCS_IOTENSU</td> <td>P22</td> <td>Initial setting pin (Low fixed)</td> </tr> </tbody> </table>			CC-Link Pin Name	R-IN32M3 Pin Name	Shared Port	Description	IOTENSU	CCS_IOTENSU	P22	Initial setting pin (Low fixed)
CC-Link Pin Name	R-IN32M3 Pin Name	Shared Port	Description																				
IOTENSU	CCS_IOTENSU	P22	Initial setting pin																				
CC-Link Pin Name	R-IN32M3 Pin Name	Shared Port	Description																				
IOTENSU	CCS_IOTENSU	P22	Initial setting pin (Low fixed)																				
8	[Table 5.2 Correspondence between CC-Link Remote Device Station Pins and R-IN32M4-CL2 Pins] <table border="1"> <thead> <tr> <th>CC-Link Pin Name</th> <th>R-IN32M4-CL2 Pin Name</th> <th>Shared Port</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>IOTENSU</td> <td>CCS_IOTENSU</td> <td>P22</td> <td>Initial setting pin</td> </tr> </tbody> </table>			CC-Link Pin Name	R-IN32M4-CL2 Pin Name	Shared Port	Description	IOTENSU	CCS_IOTENSU	P22	Initial setting pin	8	[Table 5.2 Correspondence between CC-Link Remote Device Station Pins and R-IN32M4-CL2 Pins] <table border="1"> <thead> <tr> <th>CC-Link Pin Name</th> <th>R-IN32M4-CL2 Pin Name</th> <th>Shared Port</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>IOTENSU</td> <td>CCS_IOTENSU</td> <td>P22</td> <td>Initial setting pin (Low fixed)</td> </tr> </tbody> </table>			CC-Link Pin Name	R-IN32M4-CL2 Pin Name	Shared Port	Description	IOTENSU	CCS_IOTENSU	P22	Initial setting pin (Low fixed)
CC-Link Pin Name	R-IN32M4-CL2 Pin Name	Shared Port	Description																				
IOTENSU	CCS_IOTENSU	P22	Initial setting pin																				
CC-Link Pin Name	R-IN32M4-CL2 Pin Name	Shared Port	Description																				
IOTENSU	CCS_IOTENSU	P22	Initial setting pin (Low fixed)																				

No.7-3 6.1 Setting the Number of Occupied Stations

Caution on the IOTENSU pin, modified

V1.01		V1.02	
Page	Description	Page	Revised Description
9	[6.1 Setting the Number of Occupied Stations] Caution When the IOTENSU terminal is set to "H," the number of I/O points is fixed at 32, regardless of the Number of Occupied Stations setting.	9	[6.1 Setting the Number of Occupied Stations] Caution: Fix the IOTENSU pin to the low level. Setting the pin to the high level is prohibited.

No.7-4 14.1 Circuit Design in General, (3) Questions and Answers Related to Switches, Connectors, and Terminal Blocks

Answer updated and items added

V1.01			V1.02		
Page	Description		Page	Revised Description	
72	[14.1 Circuit Design in General, (3) Questions and Answers Related to Switches, Connectors, and Terminal Blocks]		72	[14.1 Circuit Design in General, (3) Questions and Answers Related to Switches, Connectors, and Terminal Blocks]	
	Question	Answer		Question	Answer
	2	Regarding the setting of the station number We are planning to fix the station number instead of using a rotary switch. Does this specification pose any problems?		2	Regarding the setting of the station number We are planning to fix the station number instead of using a rotary switch. Does this specification pose any problems?
	3	We want to install a communication connector (RS485) on the bottom surface of the station. Does this pose any problems? (We will make it possible to insert and remove the connector.)		3	Could the station number be set by software?
	4	There is no specification for the external form. Can we decide the following as we like? [1] The shape, layout, color, and size of the LEDs [2] The type of connectors (we are considering the use of Conbicon connectors made by Phoenix.) [3] The size and type of rotary and dip switches (we are considering the use of S-3011A switches made by Copal.)		4	We want to install a communication connector (RS485) on the bottom surface of the station. Does this pose any problems? (We will make it possible to insert and remove the connector.)
		Station number setting is mandatory. This is because if the customer cannot set the station number freely, it may not be possible to configure a system. It is, however, all right to use dip switches or software processing instead of a rotary switch.		5	There is no specification for the external form. Can we decide the following as we like? [1] The shape, layout, color, and size of the LEDs [2] The type of connectors (we are considering the use of Conbicon connectors made by Phoenix.) [3] The size and type of rotary and dip switches (we are considering the use of S-3011A switches made by Copal.)
		It is all right to layout the connector as you like.			There is no register to set the station number directly. Station number is set by pin setting of "station number setting switch input terminal (CCS_STATION_NO_0-CCS_STATION_NO_7)". When no switch is mounted, it is possible to set the station number by connecting the pins of "station number setting switch input terminal" to any general-purpose ports and setting the station number from the general-purpose port by software. After setting the station number, the reset of CC-Link block should be released.
		There is no specification for parts except the specified parts. [1] Any design can be used for the LEDs. [2] Use 2-piece connectors. If 2-piece connectors cannot be used, please specify in your manual that this product cannot be replaced in the link operation status (without shutting down the entire link). (Online connection and disconnection are not possible.) [3] Any design can be used for the switches.			It is all right to layout the connector as you like.
					There is no specification for parts except the specified parts. [1] Any design can be used for the LEDs. [2] Use 2-piece connectors. If 2-piece connectors cannot be used, please specify in your manual that this product cannot be replaced in the link operation status (without shutting down the entire link). (Online connection and disconnection are not possible.) [3] Any design can be used for the switches.