RENESAS TECHNICAL UPDATE

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan Renesas Electronics Corporation

| Product Category | MPU/M | CU | | | | | | | | Docun No | | TN-S | SY*-A | 009A/E | = | Rev. | 1.00 |
|-----------------------|--------------------|--------|--------|--------------------|--------------------|-------------------|--------|----------|-----|----------------------|-----|------|------------|---------------------|-------|---------|------|
| Title | Revised Rev.1.1 | | matio | n of S | 7G2 L | Jser's | Manı | ual fror | n | Informa Categ | | Tech | nnical | Notific | ation | | |
| | | | | | | | | Lot No | Э. | | | | | | | | |
| Applicable Product | Renesa | s Syn | lergy™ | [™] S7 \$ | Series | S7G2 | 2 | All lot | s | Refere Docun | | | | er's Ma rollers, | | | |
| 1. 30.2.5 | STCA St | atus I | Regist | er (S | rsr) | | | | | | | | | | | | |
| [Before | e] | | | | | | | | | | | | | | | | |
| | Address(ss); | EDTDC | | 000 504 | 0.5 | | | | | | | | | | | | |
| | Address(es): | | | | | | | | | | | | | | | | |
| | I | b31 | b30 | b29 | b28 | b27 | b26 | b25 | b24 | b23 | b22 | b21 | b20 | b19 | b18 | b17 | b16 |
| Val | ue after reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | | b15 | b14 | b13 | b12 | b11 | b10 | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| | I | DTO | D14 | D13 | D12 | | | 60 | 80 | 107 | D6 | cu | 04 W10S | SYNTO | DZ | SYNCO | SYNC |
| Val | ue after reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | UT 0 | 0 | UT 0 | 0 |
| Val | de aller reset. | 0 | U | U | 0 | U | U | U | U | 0 | 0 | U | 0 | 0 | U | U | U |
| Bit | | nbol | | Bit na | | | | | | ption | | | | | | R/W | |
| b4 | W1 | JS | | | t 10 Ao pletion | cquisitio Flag | on | | | worst va worst va | | | | yet | | R/W* | 1 |
| | flog (Mo | ret 1(|) Acau | | | pletior | n Flao | | | | | | | | | | |

Address(es): EPTPC.STSR 4006 5040h





2. 30.2.6 STCA Status Notification Enable Register (STIPR)

[Before]

Address(es): EPTPC.STIPR 4006 5044h

| | b31 | b30 | b29 | b28 | b27 | b26 | b25 | b24 | b23 | b22 | b21 | b20 | b19 | b18 | b17 | b16 |
|--------------------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|------|-------------|-----|-------------|------|
| | Ι | - | _ | - | _ | _ | _ | _ | - | _ | - | _ | _ | _ | | |
| Value after reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| - | b15 | b14 | b13 | b12 | b11 | b10 | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | ь0 |
| | - | _ | _ | - | - | - | - | - | _ | _ | _ | W10S | SYNTO UT | - | SYNCO UT | SYNC |
| Value after reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit name | Description | R/W |
|-----|--------|--------------------------|--|-----|
| b4 | W10S | W10D Status Notification | 0: Disable notification of the STSR.W10D state | R/W |
| | | Enable | 1: Enable notification of the STSR.W10D state. | |

[After]

Address(es): EPTPC.STIPR 4006 5044h

| | b31 | b30 | b29 | b28 | b27 | b26 | b25 | b24 | b23 | b22 | b21 | b20 | b19 | b18 | b17 | b16 |
|--------------------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|------|-------------|-----|-------------|------|
| | _ | _ | _ | 1 | | _ | _ | - | - | _ | — | - | _ | _ | - | — |
| Value after reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | b15 | b14 | b13 | b12 | b11 | b10 | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| | _ | _ | _ | - | _ | _ | _ | _ | - | _ | _ | W10D | SYNTO UT | _ | SYNCO UT | SYNC |
| Value after reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit | Symbol | Bit name | Description | R/W |
|-----|--------|--------------------------|--|-----|
| b4 | W10D | W10D Status Notification | 0: Disable notification of the STSR.W10D state | R/W |
| | | Enable | 1: Enable notification of the STSR.W10D state. | |

3. Table 59.27 IIC timing (1) (1 of 2)

[Before]

Table 59.27 IIC timing (1) (1 of 2)

Conditions: Middle drive output is selected in the port drive capability bit in the PmnPFS register for the following pins: SDA0_B, SCL0_B, SDA1_A, SCL1_A, SDA1_B, SCL1_B.

The following pins do not require setting: SCL0_A, SDA0_A, SCL2, SDA2.

[After]

Table 59.27 IIC timing (1) (1 of 2)

Conditions:

- (1) Middle drive output is selected in the port drive capability bit in the PmnPFS register for the following pins: SDA0_B, SCL0_B, SDA1_A, SCL1_A, SDA1_B, SCL1_B. The following pins do not require setting: SCL0_A, SDA0_A, SCL2, SDA2.
- (2) Use pins that have a letter appended to their names, for example "_A" or "_B", to indicate group membership. For the IIC interface, the AC portion of the electrical characteristics is measured for each group.



4. Table 59.28 IIC timing (2)

[Before]

Table 59.28 IIC timing (2)

- (1) Setting of the SCL0_A, SDA0_A pins is not required with the port drive capability bit in the PmnPFS register.
- (2) Use pins that have a letter appended to their names, for instance "_A" or "_B", to indicate group membership. For the IIC interface, the AC portion of the electrical characteristics is measured for each group.

[After]

Table 59.28 IIC timing (2)

Conditions:

- (1) Setting of the SCL0_A, SDA0_A pins is not required with the port drive capability bit in the PmnPFS register.
- 5. 33.2.7 CFIFO Port Register (CFIFO), D0FIFO Port Register (D0FIFO),

D1FIFO Port Register (D1FIFO)

[Before]

| Address(es): USBHS.CFIFOL 4006 0014h, USBHS.D0FIFO 4006 0018h, USBHS.D1FIFO 4006 001Ch b31 b30 b29 b28 b27 b26 b25 b24 b23 b22 b21 b20 b19 b18 b17 b16 b15 b14 b13 b12 b11 b10 b9 b8 b7 b6 b5 b4 b3 b2 b1 b FIFOPORT[31:0] Value after reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | Access in w | ords | 6 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|---|---------------------------------|------|------|------|-------|------|------|----------|------|-----------|------|------|------|-----------|--------------|-------|--------------|----------|------|-------|----------|--------------|----------|--------------|------------|------|-----------|------------|----------|-------|----------|------------|----|----|
| FIFOPORT[31:0] Value after reset 0 <td>Address(es):</td> <td>US</td> <td>BHS</td> <td>.CF</td> <td>IFO</td> <td>400</td> <td>6 0</td> <td>014</td> <td>n, U</td> <td>SBI</td> <td>HS.D</td> <td>DOFI</td> <td>FO 4</td> <td>1006</td> <td>3 001</td> <td>18h.</td> <td>USB</td> <td>HS.I</td> <td>D1FI</td> <td>FO 4</td> <td>1006</td> <td>001</td> <td>Ch</td> <td></td> | Address(es): | US | BHS | .CF | IFO | 400 | 6 0 | 014 | n, U | SBI | HS.D | DOFI | FO 4 | 1006 | 3 001 | 18h. | USB | HS.I | D1FI | FO 4 | 1006 | 001 | Ch | | | | | | | | | | | |
| Value after reset 0 | | b31 | b30 | b29 | 9 b28 | 3 b2 | 7 Б2 | 26 Б | 25 b | 524 | b23 | b22 | b21 | b20 | b19 |) b18 | 3 Б17 | b16 | b15 | b14 | b13 | b12 | b11 | b10 | b9 | b8 | Ь7 | b 6 | b5 | b4 | b3 | b2 | b1 | ьо |
| Access in halfwords Address(es): USBHS.CFIFOL 4008 0014h, USBHS.CFIFOH 4008 0016h, USBHS.D0FIFOL 4008 0014h, USBHS.D0FIFOH 4008 0016h, USBHS.D0FIFOL 4008 0014h, USBHS.D0FIFOH 4008 0016h, USBHS.D0FIFOL 4008 0014h, USBHS.D1FIFOH 4008 0016h, USBHS.D0FIFOL 4008 0014h, USBHS.D1FIFOH 4008 0016h, USBHS.D0FIFOL 4008 0014h, USBHS.CFIFOH 4008 0016h, USBHS.D1FIFOL Value after reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | | | | | • | | | | | | | | | | | | FIF | OPO | RT | 31:0] | | | • | | | | | | • | | | | | |
| Access in halfwords Address(es): USBHS.CFIFOL 4008 0014h, USBHS.CFIFOH 4008 0016h, USBHS.D0FIFOL 4008 0014h, USBHS.D0FIFOH 4008 0016h, USBHS.D0FIFOL 4008 0014h, USBHS.D0FIFOH 4008 0016h, USBHS.D0FIFOL 4008 0014h, USBHS.D1FIFOH 4008 0016h, USBHS.D0FIFOL 4008 0014h, USBHS.D1FIFOH 4008 0016h, USBHS.D0FIFOL 4008 0014h, USBHS.CFIFOH 4008 0016h, USBHS.D1FIFOL Value after reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | | Ļ | | _ | | | | <u> </u> | | _ | _ | _ | _ | <u> </u> | <u> </u> | | <u> </u> | <u> </u> | | _ | <u> </u> | <u> </u> | <u> </u> | <u> </u> | _ | _ | _ | _ | <u> </u> | _ | <u> </u> | Ļ | _ | _ |
| Address(es): USBHS.CFIFOL 4006 0014h, USBHS.CFIFOH 4006 0016h, USBHS.D0FIFOL 4006 0014h, USBHS.D0FIFOH 4006 0016h, USBHS.D1FIFOL 4006 0014h, USBHS.D1FIFOH 4006 0016h, USBHS.D1FIFOL 4006 0014h, USBHS.D1FIFOH 4006 0016h, CFIFOH, DnFIFOH Value after reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | Value after reset | 0 | U | 0 | 0 | 0 | 0 |) (|) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | U | 0 | U | U | 0 | U | U | U | U | U | U | U |
| USBHS.DDFIFOL 4006 0018h, USBHS.DDFIFOH 4006 001Åh, USBHS.D1EIEOH 4006.001Eh 031 b30 b29 b28 b27 b26 b25 b24 b23 b22 b21 b20 b19 b18 b17 b16 b15 b14 b13 b12 b11 b10 b9 b8 b7 b6 b5 b4 b3 b2 b1 b 031 b30 b29 b28 b27 b26 b25 b24 b23 b22 b21 b20 b19 b18 b17 b16 b15 b14 b13 b12 b11 b10 b9 b8 b7 b6 b5 b4 b3 b2 b1 b 041 b31 b30 b29 b28 b27 b26 b25 b24 b23 b22 b21 b20 b19 b18 b17 b16 b15 b14 b13 b12 b11 b10 b9 b8 b7 b6 b5 b4 b3 b2 b1 b 0 </td <td>Access in ha</td> <td>alfw</td> <td>ords</td> <td>5</td> <td></td> | Access in ha | alfw | ords | 5 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| CFIFOH, DnFIFOH DFIFOL DnFIFOL Value after reset 0 | Address(es): | US | BHS | .D0 | FIF | DL 4 | 006 | 001 | 18h, | , US | BH | S.DO | FIF | OH 4 | 4006 | 001 | IAh, | | _ | | | | | | | | | | | | | | | |
| Value after reset 0 | | 631 | ьзо | b29 |) b2(| в 62 | 7 Б2 | 26 Ы | 25 b | 524 | b23 | b22 | b21 | b20 | ь19 | b18 | в 617 | ь16 | ь 15 | b14 | b13 | b12 | Ь11 | b10 | b9 | ь8 | Ь7 | b 6 | b5 | b4 | b3 | b2 | b1 | ьо |
| Access in bytes Address(es): USBHS.CFIFOLL 4006 0014h, USBHS.CFIFOLH 4008 0015h, USBHS.CFIFOHL 4008 0016h, USBHS.CFIFOHH 4008 0017h, USBHS.D0FIFOLL 4006 0018h, USBHS.D0FIFOLH 4006 0019h, USBHS.D0FIFOHL 4006 0018h, USBHS.D0FIFOHH 4008 0017h, USBHS.D1FIFOLL 4008 001Ch, USBHS.D1FIFOLH 4008 0010h, USBHS.D1FIFOHL 4008 001Fh USBHS.D1FIFOL 4008 001Ch, USBHS.D1FIFOLH 4008 0017h, USBHS.D1FIFOL 4008 0017h, | | ľ | I | I | 1 | T | 1 | CFI | IFO | н, I | DnFl | IFO | ł | | I | T | 1 | I | | I | I | I | T | 1 | CFIF | OL, | DnF | FOL | | | | | | |
| Address(es): USBHS.CFIFOLL 4006 0014h, USBHS.CFIFOLH 4006 0015h, USBHS.CFIFOHL 4006 0016h, USBHS.CFIFOHH 4006 0017h, USBHS.D0FIFOLL 4006 0018h, USBHS.D0FIFOLL 4006 0018h, USBHS.D0FIFOHL 4006 0018h, USBHS.D0FIFOHL 4006 0017h, USBHS.D1FIFOLL 4006 0012h, USBHS.D1FIFOLL 4006 0017h, USBHS.D1FIFOLH 4006 0017h, USBHS.D1FIFOLL 4006 0017h, USBHS.D1FIFOLH 4006 0017h, USBHS.D1FIFOLL 4006 0017h, USBHS.D1FIFOLH 4006 0017h, USBHS.D1FIFOLH 4006 0017h, USBHS.D1FIFOLH 4006 0017h, USBHS.D1FIFOLH 4006 0017h, USBHS.D1FIFOLL 4006 0017h, USBHS.D1FIFOLL 4006 0017h, USBHS.D1FIFOLL 4006 0017h, USBHS.D1FIFOLH 4006 0017h, USBHS.D1FIFOLL 4006 0017h, USBHS.D1FIFOLH 4006 0017h, USBHS.D1FIFOLH 4006 0017h, USBHS.D1FIFOLH 4006 0017h, USBHS.D1FIFOLH 4006 | Value after reset | 0 | 0 | 0 | 0 | 0 | 0 |) (| | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 6 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Address(es): USBHS.CFIFOLL 4006 0014h, USBHS.CFIFOLH 4006 0015h, USBHS.CFIFOHL 4006 0016h, USBHS.CFIFOHH 4006 0017h, USBHS.D0FIFOLL 4006 0018h, USBHS.D0FIFOLH 4006 0018h, USBHS.D0FIFOHH 4006 0018h, USBHS.D0FIFOHL 4006 0018h, USBHS.D0FIFOHH 4006 0017h, USBHS.D1FIFOLL 4008 0012h, USBHS.D1FIFOLL 4008 0017h, USBHS.D1FIFOLL 4008 0017h, USBHS.D1FIFOLH 4006 0017h, USBHS.D1FIFOLH 4006 0017h, USBHS.D1FIFOLH 4006 0017h, USBHS.D1FIFOHH 4006 0017h, USBHS.D1FIFOHH 4006 0017h, USBHS.D1FIFOLH 4008 0017h, USBHS.D1FIFOHH 4008 0017h, USBHS.D1FIFOHH 4008 0017h, USBHS.D1FIFOHH 4008 0017h, USBHS.D1FIFOLH 4008 0017h, USBHS.D1FIFOLL 4008 0017h, USBHS.D1FIFOLL 4008 0017h, USBHS.D1FIFOLH 4008 0017h, USBHS.D1FIFOLL 4008 0017h, USBHS.D1FIFOLH 4008 0017h, USBHS.D1FIFOLH 4008 0017h, USBHS.D1FIFOLH 4008 0017h, USBHS.D1FIFOLL 4008 0017h, USBHS.D1FIFOLL 4008 0017h, USBHS.D1FIFOLL 4008 0017h, USBHS.D1FIFOLH 4008 0017h, USBHS.D1FIFOLL 4008 0017h, USBHS.D1FIFOLL 4008 0017h, USBHS.D1FIFOLH 4008 0017h, USBHS.D1FIFOLL 4008 0017h, USBHS.D1FIFOLH 4008 0017h, USBHS.D1FIFOLH 4008 0017h, USBHS.D1FIFOLH 4008 0017h, | | _ | | _ | | _ | | | _ | | | _ | | | | | | _ | - | | | | | | | | | | | | | | | |
| USBHS.D0FIFOLL 4006 0018h, USBHS.D0FIFOLH 4008 0019h, USBHS.D0FIFOHL 4008 001Ah, USBHS.D0FIFOHH 4008 001Bh, USBHS.D1FIFOLL 4008 001Ch, USBHS.D1FIFOLH 4008 001Dh, USBHS.D1FIFOHL 4008 001Eh, USBHS.D1FIFOHH 4008 001Fh 431 b30 b29 b28 b27 b26 b25 b24 b23 b22 b21 b20 b19 b18 b17 b16 b15 b14 b13 b12 b11 b10 b9 b8 b7 b6 b5 b4 b3 b2 b1 b CFIFOHH,DnFIFOHH CFIFOHL,DnFIFOHL CFIFOLH,DnFIFOLH CFIFOLL,DnFIFOLL | | | | | | | | | | | | | | | | _ | | | | | | | | | _ | | | | | | | | | |
| USBHS.D1FIFOLL 4006 001Ch, USBHS.D1FIFOLH 4006 001Dh, USBHS.D1FIFOHL 4006 001Eh, USBHS.D1FIFOHH 4006 001Fh b31 b30 b29 b28 b27 b26 b25 b24 b23 b22 b21 b20 b19 b18 b17 b16 b15 b14 b13 b12 b11 b10 b9 b8 p7 b6 b5 b4 b3 b2 b1 b CFIFOHH,DnFIFOHH CFIFOHL,DnFIFOHL CFIFOLH,DnFIFOLH CFIFOLL,DnFIFOLL | Address(es): | US | BHS | CF | IFO | | 006 | 001 | 14h | US h U | BH: | S.CF | IFO | | 4006 H 40 | 001 | 15h, 1019 | | HS.0 | S D0 | | . 400 DHI | 6 00 | 16h, 8 00 | | BHS. | CFI HS | | H 40 | 006 0 | 017 | h. 0018 | 36 | |
| CFIFOHH,DnFIFOHH CFIFOHL,DnFIFOHL CFIFOLH,DnFIFOLH CFIFOLL,DnFIFOLL | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | Ь31 | b30 | b29 |) b20 | 3 b2 | 7 Б2 | 26 Ы | 25 b | b24 | b23 | b22 | b21 | b20 | b19 | b18 | 3 b17 | b16 | b15 | b14 | b13 | b12 | b11 | b10 | <u>Б</u> 9 | b8 | þ7 | b 6 | b5 | b4 | b3 | b2 | b1 | ьо |
| Value after reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | | | CI | FIFC | юнн | .DnF | FIFC | юнн | | | | с | FIFC | , DHL, | DnF | IFO | HL | | | c | FIFC | DLH, | DnF | IFOL | н | | | c | FIF | DLL, | DnFl | FOL | Ū, | |
| | Value after reset | 0 | 0 | 0 | 0 | 0 | 0 |) (|) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | þ | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | - | | | | | _ | | | | | | | | | | | | | | | | | | | | -' | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |



| | b31 b3 | 0 ь29 | | | | | | | | | | | | | | | FO 4 b14 | | | | b10 | ь9 | ь8 | b7 | ь6 | b5 | b4 | b3 | b2 | ь1 | ы |
|----------------------------------|--------------|-------|-----|---|---|------------|-----|-----|-----|-----|---|---|---|---|---|------|-------------|-----|-----|-----|-----|----|-----|-----|------------|----|----|------|-----|-----|---|
| | _ ' | 1 | 1 1 | | | <u>і</u> і | - 1 | - 1 | - 1 | - 1 | | | | | | RT[3 | | | | 1 | - 1 | - | - 1 | - 1 | - 1 | 1 | | | - 1 | - | |
| Value after reset | | | Ļ | _ | 0 | <u> </u> | _ | _ | _ | _ | _ | 0 | 0 | | | | 0 | 0 | 0 | | - | _ | 0 | _ | _ | 0 | 0 | Ļ | _ | 0 | 0 |
| value after reset | 0 0 | U | U | U | U | U | U | U | U | 0 | U | U | 0 | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U |
| Access in ha | alfword | s | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Address(es): | USBH USBH | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | USBH | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | b15 | b14 | b13 | b12 | b11 | b10 | ь9 | b8 | b7 | b 6 | b5 | b4 | b3 | b2 | b1 | Ы |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Value after reset | | | | | | | | | | | | | | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access in by | <i>y</i> tes | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Address(es): | USBH USBH | | | | | | | | | | | | | | | | | | | | | | | | | | | 017 | | Bh. | |
| | USBH | | | | | | | | | | | | | | | | | | | | | | | | | | | 1006 | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | Ь7 | 66 | b5 | b4 | b3 | b2 | b1 | Ы |
| | | | | | | | | | | | | | | | | | | | | | | | | _ | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

D1FIFO Port Register (D1FIFO)

[Before]

Table 33.6 Endian operation in 32-bit access (MBW[1:0] = 10b)

| BIGEND | b31 to b24 | b23 to b16 | b15 to b8 | b7 to b0 |
|--------|----------------|----------------|----------------|----------------|
| 0 | Located at N+3 | Located at N+2 | Located at N+1 | Located at N+0 |
| 1 | Located at N+0 | Located at N+1 | Located at N+2 | Located at N+3 |

Table 33.7 Endian operation in 16-bit access (MBW[1:0] = 01b)

| BIGEND | b31 to b24 | b23 to b16 | b15 to b8 | b7 to b0 |
|--------|---------------------|----------------|---------------------|----------------|
| 0 | Access prohibited*1 | | Located at N+1 | Located at N+0 |
| 1 | Located at N+0 | Located at N+1 | Access prohibited*1 | |

Table 33.8 Endian operation in 8-bit access (MBW[1:0] = 00b)

| BIGEND | b31 to b24 | b23 to b16 | b15 to b8 | b7 to b0 |
|--------|--------------------|---------------------|-----------|----------------|
| 0 | Access prohibited* | 1 | | Located at N+0 |
| 1 | Located at N+0 | Access prohibited*1 | | |

[After]

Table 33.6 Endian operation in 32-bit access (MBW[1:0] = 10b)

| BIGEND | CFIFO, | CFIFO, | CFIFO, | CFIFO, | |
|--------|----------------|----------------|----------------|----------------|---|
| | D0FIFO, | D0FIFO, | D0FIFO, | D0FIFO, | |
| | D1FIFO | D1FIFO | D1FIFO | D1FIFO | |
| | b31 to b24 | b23 to b16 | b15 to b8 | b7 to b0 | Remarks |
| 0 | Located at N+3 | Located at N+2 | Located at N+1 | Located at N+0 | Transmission data is sent from address N+0. Received data is stored from address N+0. |
| 1 | Located at N+0 | Located at N+1 | Located at N+2 | Located at N+3 | Transmission data is sent from address N+3. Received data is stored from address N+3. |



Table 33.7 Endian operation in 16-bit access (MBW[1:0] = 01b)

| | | | - (| | |
|--------|-------------------|----------------|------------------|----------------|---|
| BIGEND | CFIFOL, | CFIFOL, | CFIFOH, | CFIFOH, | |
| | D0FIFOL, | D0FIFOL, | D0FIFOH, | D0FIFOH, | |
| | D1FIFOL | D1FIFOL | D1FIFOH | D1FIFOH | |
| | b15 to b8 | b7 to b0 | b15 to b8 | b7 to b0 | Remarks |
| 0 | Access prohibited | <u>d</u> *1 | Located at N+1 | Located at N+0 | Transmission data is sent from address N+0. Received data is stored from address N+0. |
| 1 | Located at N+0 | Located at N+1 | Access prohibite | ed*1 | Transmission data is sent from address N+1. Received data is stored from address N+1. |

Table 33.8 Endian operation in 8-bit access (MBW[1:0] = 00b)

| BIGEND | CFIFOLL, D1FIFOLL, D0FIFOLL | CFIFOHH, D1FIFOHH, D0FIFOHH |
|--------|-----------------------------------|-----------------------------------|
| 0 | Access prohibited*1 | Located at N+0 |
| 1 | Located at N+0 | Access prohibited*1 |

7. Table 59.1 Absolute maximum ratings

[Before]

Table 59.1 Absolute maximum ratings

| ltem | Symbol | Value | Unit |
|--|-----------------|---------------------|------|
| Power supply voltage | VCC, VCC_USB *2 | -0.3 to +4.6 | v |
| VBATT power supply voltage | VBATT | -0.3 to +4.6 | v |
| Input voltage (except for 5V-tolerant ports*1) | Vin | -0.3 to VCC + 0.3 | v |
| Input voltage (5V-tolerant ports*1) | Vin | -0.3 to +5.8 | v |
| Reference power supply voltage | VREFH/VREFH0 | -0.3 to VCC + 0.3 | v |
| Analog power supply voltage | AVCC0 *2 | -0.3 to +4.6 | v |
| USBHS power supply voltage | VCC_USBHS | -0.3 to +4.6 | v |
| USBHS analog power supply voltage | AVCC_USBHS | -0.3 to +4.6 | v |
| Switching regulator power supply voltage | VCC_DCDC | -0.3 to +4.6 | v |
| Analog input voltage | V _{AN} | -0.3 to AVCC0 + 0.3 | v |
| Operating temperature*3 *4 | Topr | -40 to +105 | °C |
| Storage temperature | Tstg | -55 to +125 | °C |

[After]

Table 59.1 Absolute maximum ratings

| Item | Symbol | Value | Unit |
|--|-----------------|---------------------------|------|
| Power supply voltage | VCC, VCC_USB *2 | -0.3 to +4.6 | ٧ |
| VBATT power supply voltage | VBATT | -0.3 to +4.6 | v |
| Input voltage (except for 5V-tolerant ports*1) | Vin | -0.3 to VCC + 0.3 | v |
| Input voltage (5V-tolerant ports*1) | Vin | -0.3 to VCC+4.6 (max 5.8) | V |
| Reference power supply voltage | VREFH/VREFH0 | -0.3 to VCC + 0.3 | v |
| Analog power supply voltage | AVCC0 *2 | -0.3 to +4.6 | ٧ |
| USBHS power supply voltage | VCC_USBHS | -0.3 to +4.6 | v |
| USBHS analog power supply voltage | AVCC_USBHS | -0.3 to +4.6 | V |
| Switching regulator power supply voltage | VCC_DCDC | -0.3 to +4.6 | ٧ |
| Analog input voltage | V _{AN} | -0.3 to AVCC0 + 0.3 | v |
| Operating temperature*3 *4 | Topr | -40 to +105 | °C |
| Storage temperature | Tstg | -55 to +125 | °C |



8. Table 59.4 I/O $V_{\text{IH}},\,V_{\text{IL}}$

[Before]

Table 59.4 I/O $V_{\text{IH}},\,V_{\text{IL}}$

| ltem | | | Symbol | Min | Тур | Max | Unit | | | | |
|-----------------|--------------------|-----------------------------|-----------------|--------------------------|-----------|-------------|--------|--|--|--|--|
| Schmitt trigger | Peripheral | IIC (except for | VIH | VCC × 0.7 | - | VCC + 0.3 | v | | | | |
| input voltage | function pin | SMBus)*1 | VIL | -0.3 | - | VCC × 0.3 | 1 | | | | |
| | | | ΔV _T | VCC × 0.05 | - | - | 1 | | | | |
| | | IIC (except for | VIH | VCC × 0.7 | - | 5.8 | 1 | | | | |
| | | SMBus)*2 | VIL | -0.3 | - | VCC × 0.3 | 1 | | | | |
| | | | ΔV _T | VCC × 0.05 | - | - | 1 | | | | |
| | | 5V-tolerant ports*3 | VIH | VCC × 0.8 | - | 5.8 | 1 | | | | |
| | | | VIL | -0.3 | - | VCC × 0.2 | 1 | | | | |
| | | | ΔV_T | VCC × 0.05 | - | - | 1 | | | | |
| | | RTCICO, RTCIC1, | VIH | V _{BATT} × 0.8 | - | VBATT + 0.3 | 7 | | | | |
| | | RTCIC2 (When VBATT power | VIL | -0.3 | - | VBATT × 0.2 | | | | | |
| | | supply is selected) | ΔV _T | V _{BATT} × 0.05 | - | - | 1 | | | | |
| Ports | Other input pins*4 | VIH | VCC × 0.8 | - | VCC + 0.3 | 1 | | | | | |
| | | | VIL | -0.3 | - | VCC × 0.2 | 1 | | | | |
| | | | ΔV _T | VCC × 0.05 | - | - | 1 | | | | |
| | Ports | 5V-tolerant ports"5 | VIH | VCC × 0.8 | - | 5.8 | 1 | | | | |
| | | | VIL | -0.3 | - | VCC × 0.2 | 1 | | | | |
| | | Other input pins*6 | VIH | VCC × 0.8 | - | VCC + 0.3 | \neg | | | | |
| | | | V | -0.3 | - | VCC × 0.2 | 1 | | | | |

[After]

Table 59.4 I/O VIH, VIL

| ltem | | | Symbol | Min | Тур | Max | Uni | |
|-----------------|--------------------|-----------------------------|-----------------|--------------------------|-----|--------------------|--------|--|
| Schmitt trigger | Peripheral | IIC (except for | VIH | VCC × 0.7 | - | VCC + 0.3 | ۷ | |
| input voltage | function pin | SMBus)*1 | VIL | -0.3 | - | VCC × 0.3 | 1 | |
| | | | ΔV _T | VCC × 0.05 | - | - | 1 | |
| | | IIC (except for | VIH | VCC × 0.7 | - | VCC +3.5 (max 5.8) | 1 | |
| | | SMBus)*2 | VIL | -0.3 | - | VCC × 0.3 | 1 | |
| | | | ΔV _T | VCC × 0.05 | - | - | 1 | |
| | | 5V-tolerant ports"3 | VIH | VCC × 0.8 | - | VCC +3.5 (max 5.8) | 1 | |
| | | | VIL | -0.3 | - | VCC × 0.2 | 1 | |
| | | | ΔV _T | VCC × 0.05 | - | - | | |
| | | RTCICO, RTCIC1, | VIH | V _{BATT} × 0.8 | - | VBATT + 0.3 | 1 | |
| | | RTCIC2 (When VBATT power | VIL | -0.3 | - | VBATT × 0.2 | 1 | |
| | | supply is selected) | ΔV _T | V _{BATT} × 0.05 | - | - | 1 | |
| Ports | Other input pins*4 | VIH | VCC × 0.8 | - VCC + 0.3 | | 1 | | |
| | | | VIL | -0.3 | - | VCC × 0.2 | 1 | |
| | | | ΔV _T | VCC × 0.05 | - | - | 1 | |
| | Ports | 5V-tolerant ports*5 | VIH | VCC × 0.8 | - | VCC +3.5 (max 5.8) | 1 | |
| | | | VIL | -0.3 | - | VCC × 0.2 | 1 | |
| | | Other input pins*6 | VIH | VCC × 0.8 | - | VCC + 0.3 | \neg | |
| | | | V | -0.3 | - | VCC × 0.2 | 1 | |



9. 23.3.4 Automatic Dead Time Setting Function

[Before]

By setting GTDTCR, a compare match value for a negative waveform with dead time obtained by a compare match value for a positive waveform (GTCCRA value) and specified dead time values (GTDVU and GTDVD values) can automatically be set to GTCCRB. The automatic dead time setting function can be used in saw-wave one-shot pulse mode and all the triangle PWM modes.

Dead time can be separately set for the first half and second half of a waveform. Dead time for the transition in the first half of a negative waveform is set in GTDVU and that in the second half is set in GTDVD. The same dead time can also be set for the first and second halves.

GTDBU can be used as a buffer register of GTDVU, and GTDBD can be used as a buffer register of GTDVD. Buffer transfer is performed at the cycle end at an GTCNT overflow (during up-counting) or an underflow (during down-counting) or GTCNT counter clear for saw waves and at the trough for triangle waves.

Writing to GTCCRB is prohibited when the automatic dead time setting function is used. Dead time setting beyond the cycle is also prohibited. Values for automatic dead time setting can be read from GTCCRB. The automatic dead time value setting to GTCCRB is performed at the next count clock cycle when registers that are used for calculating the automatic dead time value are updated.

The way to rewrite GTDVm is differed by GPT channel numbers.

[After]

By setting GTDTCR, a compare match value for a negative waveform with dead time obtained by a compare match value for a positive waveform (GTCCRA value) and specified dead time values (GTDVU and GTDVD values) can automatically be set to GTCCRB. The automatic dead time setting function can be used in saw-wave one-shot pulse mode and all the triangle PWM modes.

Dead time can be separately set for the first half and second half of a waveform. Dead time for the transition in the first half of a negative waveform is set in GTDVU and that in the second half is set in GTDVD. The same dead time can also be set for the first and second halves by setting GTDTCR.TDFER bit to 1.

GTDBU can be used as a buffer register of GTDVU, and GTDBD can be used as a buffer register of GTDVD. Buffer transfer is performed at the cycle end at an GTCNT overflow (during up-counting) or an underflow (during down-counting) or GTCNT counter clear for saw waves and at the trough for triangle waves.

The compare match value set by automatic dead time setting function can be confirmed by reading from GTCCRB. Writing to GTCCRB is prohibited when the automatic dead time setting function is used.

Dead time setting beyond the cycle is prohibited. When a dead time error occurs, the compare match values for positive and negative waveforms are adjusted to generate the waveforms with the dead time as shown in Table 23.7. The adjusted value for the negative waveform is set for GTCCRB automatically. The adjusted value for the positive waveform is used as internal signal and not set for GTCCRA.

In saw-wave one-shot pulse mode, when the adjusted value is beyond the cycle or the adjusted waveform toggle points are in disorder, the complementarity of the waveforms is not guaranteed.

In triangle-wave mode, when the dead time is beyond the cycle by setting the value GTCCR = 0 or $GTCCRA \ge GTPR$ for GTCCRA, the output protection function keeps the level of output. For details, see section 23.8.4. When $GTCCRA \ge GTPR+GTDVm$, GTPR-1 is set for GTCCRB as the upper limit value.

The automatic dead time value setting to GTCCRB is performed at the next count clock cycle when registers that are used for calculating the automatic dead time value are updated.



| PWM output | Count | First half | Condition of dead time error | Compare match value after adjusting | | | | | |
|----------------------------------|-----------|---------------|------------------------------|-------------------------------------|-------------------|--|--|--|--|
| operating mode | direction | /second half | Condition of dead time end | Positive waveform | Negative waveform | | | | |
| | Lin | First half | GTCCRA - GTDVU < 0 | GTDVU | 0 | | | | |
| Saw-wave | Up | Second half | GTCCRA + GTDVD > GTPR | GTPR-GTDVD | GTPR | | | | |
| aw-wave ne-shot pulse iode | Dever | First half | GTCCRA + GTDVU > GTPR | GTPR-GTDVU | GTPR | | | | |
| | Down | Second half | GTCCRA - GTDVD < 0 | GTDVD | 0 | | | | |
| Triangle-wave PWM | Up | (First half) | GTCCRA - GTDVU ≤ 0 | GTDVU+1 | 1 | | | | |
| mode 1/2/3 | Down | (Second half) | GTCCRA - GTDVD < 0 | GTDVD | 0 | | | | |

The way to rewrite GTDVm differs by GPT channel numbers.

Table 23.6 Compare match value after adjusting for dead time error

10. 23.8.4.4 Restricted Specification of Output Protection Function

[Before]

The value of the GTCCRA register must be set within the range of (0 < GTCCRA < GTPR) at count start. If an incorrect value is set in the GTCCRA register during counting (a setting outside the range of 0 < GTCCRA < GTPR), the output protection function deactivates the level of one of the positive and negative outputs. The function does not operate correctly if counting starts with an incorrect value set in GTCCRA.

[After]

The value of the GTCCRA register must be set within the range of (0 < GTCCRA < GTPR) at count start. If an incorrect value is set in the GTCCRA register during counting (a setting outside the range of 0 < GTCCRA < GTPR), the output protection function deactivates the level of one of the positive and negative outputs. The function does not operate correctly if the following conditions are not satisfied:

• 0 < GTCCRA < GTPR when counting starts

• GTCCRA < GTPR + GTDVD - 1 during buffer transfer at crests

• When GTCCRA is greater than or equal to GTPR during buffer transfer at troughs, GTCCRA > GTDVU + 1.

11. 23.10.2 GTCCRn Settings during Compare Match Operation (n = A to F)

[Before]

(1) When automatic dead time setting is made in triangle-wave PWM mode

The GTCCRA register must satisfy the following conditions: GTDVU < GTCCRA, GTDVD < GTCCRA, and GTCCRA < GTPR.

When the setting of GTCCRA = 0 or GTCCRA \geq GTPR is made during count operation, the output protection function is activated.

You must set 0 < GTCCRA < GTPR at count start. Otherwise, the output protection function cannot be activated correctly. For details, see section 23.8.4, Output Protection Function for GTIOC Pin Output.

[After]

(1) When automatic dead time setting is made in triangle-wave PWM mode

The GTCCRA register must satisfy the following conditions: GTDVU < GTCCRA, GTDVD < GTCCRA, and GTCCRA < GTPR.

When the setting of GTCCRA = 0 or GTCCRA \geq GTPR is made during count operation, the output protection function is activated. However, the function does not operate correctly if the following conditions are not satisfied:



- 0 < GTCCRA < GTPR when counting starts
- · GTCCRA < GTPR + GTDVD 1 during buffer transfer at crests
- When GTCCRA is greater than or equal to GTPR during buffer transfer at troughs, GTCCRA > GTDVU + 1.

For details, see section 23.8.4, Output Protection Function for GTIOC Pin Output.

- 12. Figure 11.7 Setting example of using SCI0 in Snooze mode entry
 - [Before]







13. Table 59.42 A/D internal reference voltage characteristics

[Before]

| Item | Min | Тур | Max | Unit | Test conditions |
|--------------------------------|------|------|------|------|-----------------|
| A/D internal reference voltage | 1.20 | 1.25 | 1.30 | V | - |

[After]

| ltem | Min | Тур | Max | Unit | Test conditions |
|--------------------------------|------|------|------|------|-----------------|
| A/D internal reference voltage | 1.20 | 1.25 | 1.30 | V | - |
| Sampling time | 4.15 | - | - | μs | - |

14. 33.2.25 USB Address Register (USBADDR)

[Before]

| Bit | Symbol | Bit name | Description | R/W |
|--------|----------------|----------|--|-----|
| b10 to | STSRECOV0[2:0] | Status | Recovery in device controller mode | R/W |
| b8 | | Recovery | b10 b8 | |
| | | - | 0 0 1: Return to the full-speed state (bits DVSTCTR0.RHST[2:0] = | |
| | | | 010b), bits INTSTS0.DVSQ[2:0] = 001b (Default state) | |
| | | | 0 1 0: Return to the full-speed state (bits DVSTCTR0.RHST[2:0] = | |
| | | | 010b), bits INTSTS0.DVSQ[2:0] = 010b (Address state) | |
| | | | 0 1 1: Return to the full-speed state (bits DVSTCTR0.RHST[2:0] = | |
| | | | 010b), bits INTSTS0.DVSQ[2:0] = 011b (Configured state) | |
| | | | 1 0 1: Return to the full-speed state (bits DVSTCTR0.RHST[2:0] = | |
| | | | 011b), bits INTSTS0.DVSQ[2:0] = 001b (Default state) | |
| | | | 1 1 0: Return to the full-speed state (bits DVSTCTR0.RHST[2:0] = | |
| | | | 011b), bits INTSTS0.DVSQ[2:0] = 010b (Address state) | |
| | | | 1 1 1: Return to the full-speed state (bits DVSTCTR0.RHST[2:0] = | |
| | | | 011b), bits INTSTS0.DVSQ[2:0] = 011b (Configured state). | |

[After]

| Bit | Symbol | Bit name | Description | R/W |
|--------------|----------------|--------------------|--|-----|
| b10 to b8 | STSRECOV0[2:0] | Status Recovery | Recovery in device controller mode b10 b8 0 0 1: Return to the full-speed connection and Default state 0 1 0: Return to the full-speed connection and Address state 0 1 1: Return to the full-speed connection and Configured state 1 0 0: Return to the suspend connection and Suspend state 1 0 1: Return to the high-speed connection and Default state 1 0: Return to the high-speed connection and Address state 1 1: Return to the high-speed connection and Address state | R/W |

15. 15.3.21 Bus Error Address Register (BUSnERRADD) (n = 1 to 11)

[Before]





| [After] | | | | | | | | | | | | | | | | |
|-----------------------------------|--------------------|-------|---------|---------------|------|-------|--------|-------------|---------------|-----|-----------------|-------------|-------------|-----|-----|-----|
| | b31 | b30 | b29 | b28 | b27 | b26 | b25 | b24 | b23 | b22 | b21 | b20 | b19 | b18 | b17 | b16 |
| | | | | | | | В | ERAD | 0[31:16 | 6] | | | | | | |
| Value after reset | Х | Х | X | X | X | X | X | X | X | X | X | X | X | X | X | Х |
| | b15 | b14 | b13 | b12 | b11 | b10 | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| | | - | | | | | | | D[15:0 | | _ | - | - | | | |
| Value after reset | X | X | X | X | X | x | x | x | X | X | X | x | x | x | x | x |
| 16. 15.3.22 Bus Error [Before] | ⁻ Statu | s Reg | ister (| BUSr | IERR | STAT) |) (n = | 1 to 1 | 1) | | | | | | | |
| | b7 ERRS | b6 | b5 | b4 | b3 | b2 | b1 | b0 ACCS | ſ | | | | | | | |
| | TAT | - | - | - | - | - | - | TAT | | | | | | | | |
| Value after reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | | | | | | |
| [After] | | | | | | | | | | | | | | | | |
| | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | I | | | | | | | |
| | ERRS TAT | - | - | - | - | - | - | ACCS TAT | | | | | | | | |
| Value after reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | X | | | | | | | | |
| 17. 33.2.49 Deep Sot [Before] | tware | Stand | - | SB Tra b28 | | | | | Monito b23 | _ | jister (b21 | | SR0R b19 | | b17 | b16 |
| | - | - | - | - | - | - | - | - | DVBS TSHM | - | DOVC BHM | DOVC AHM | - | - | - | - |
| Value after reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | b15 | b14 | b13 | b12 | b11 | b10 | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| Value after reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| [After] | | | | | | | | | | | | | | | | |
| | b31 | b30 | b29 | b28 | b27 | b26 | b25 | b24 | b23 DVBS | b22 | b21 DOVC | b20 DOVC | b19 | b18 | b17 | b16 |
| | - | - | - | - | - | - | - | - | TSHM | - | BHM | AHM | - | - | - | - |
| Value after reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | x | 0 | x | x | 0 | 0 | 0 | 0 |
| | b15 | b14 | b13 | b12 | b11 | b10 | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| Value after reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | | | | | | | | | | | |



| 18. 43.2.12 SD INFO [Before] | 1 Inter | rupt N | /lask l | Regis | ter (S | D_INF | •01_N | /ASK |) | | | | | | | |
|------------------------------------|---------------|--------|---------|-----------------|--------|-------------|-------------|-------------|----------|-----|-----|-------------|----------|------------|----------|-------------|
| | b31 | b30 | b29 | b28 | b27 | b26 | b25 | b24 | b23 | b22 | b21 | b20 | b19 | b18 | b17 | b16 |
| | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| Value after reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | b15 | b14 | b13 | b12 | b11 | b10 | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| | - | - | - | - | - | - | SDD3I NM | SDD3 RMM | - | - | - | SDCDI NM | RMM | ACEN DM | - | RSPE NDM |
| Value after reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 |
| [After] | | | | | | | | | | | | | | | | |
| | b31 | b30 | b29 | b28 | b27 | b26 | b25 | b24 | b23 | b22 | b21 | b20 | b19 | b18 | b17 | b16 |
| | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| Value after reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | b15 | b14 | b13 | b12 | b11 | b10 | b9 SDD3I | b8 SDD3 | b7 | b6 | b5 | b4 SDCDI | b3 | b2 ACEN | b1 | b0 RSPE |
| | - | - | - | - | - | - | NM | RMM | - | - | - | NM | RMM | DM | - | NDM |
| Value after reset | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 |
| 19. 43.2.15 Transfer I [Before] | Data L b31 | b30 | b29 | ster (\$ b28 | _ | IZE) b26 | b25 | b24 | b23 | b22 | b21 | b20 | b19 | b18 | b17 | b16 |
| | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| Value after reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | b15 | b14 | b13 | b12 | b11 | b10 | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| | - | - | - | - | - | - | | | I | | | [9:0] | I | I | I | |
| Value after reset | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| [After] | | | | | | | | | | | | | | | | |
| | b31 | b30 | b29 | b28 | b27 | b26 | b25 | b24 | b23 | b22 | b21 | b20 | b19 | b18 | b17 | b16 |
| | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| Value after reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | b15 | b14 | b13 | b12 | b11 | b10 | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| | - | - | - | - | - | - | | | | | LEN | | | | | |
| Value after reset | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | | | | | | | | | | | |



20. 43.2.21 SDIO Interrupt Flag Register (SDIO_INFO1)

[Before]

Note 1. The flag value does not change even when set to 1. If 0 is written to this flag, it becomes 0.

[After]

Note 1. Only 0 can be written to clear the bit.

21. Table 13.1 Association between PRCR bits and registers to be protected

[Before]

| PRCR bit | Registers to be protected |
|----------|--|
| PRC1 | Registers related to the battery backup function: VBTBKRn (n = 0 to 511) |

[After]

| PRCR bit | Registers to be protected |
|----------|---|
| PRC1 | Registers related to the battery backup function: |
| | VBTBKRn (n = 0 to 511), VBTICTLR |

22. Table 19.1 ELC specifications

[Before]

| Parameter | Specifications |
|---------------------|--|
| Event link function | 270 types of event signals can be directly connected to modules. The ELC can |
| | generate an ELC event signal, and events that activate the DMAC and DTC. |

[After]

| Parameter | Specifications |
|---------------------|--|
| Event link function | 270 types of event signals can be directly connected to modules. The ELC can |
| | generate an ELC event signal, and events that activate the DTC. |

23. Figure 19.1 ELC block diagram (n = 0 to 18)

[Before]





24. 19.2.2 Event Link Software Event Generation Register n (ELSEGRn) (n = 0, 1)

[Before]

SEG bit (Software Event Generation)

A software event can trigger a linked DTC and DMAC event.

[After]

SEG bit (Software Event Generation)

A software event can trigger a linked DTC event.

25. Table 19.4 Module operations when event occurs

[Before]

| Module | Operations when event occurs |
|----------|---|
| DMAC/DTC | Start DMAC data transfer, and start DTC data transfer |

[After]

| Module | Operations when event occurs |
|--------|------------------------------|
| DTC | Start DTC data transfer |

