The description of CSnCR.EMODE bit is corrected.

[Before]
14. Buses
14.3 Register Descriptions
14.3.3 CSnCR : CSn Control Register (n = 0 to 7)

EMODE bit (Endian Mode)
This bit specifies the endian of each area. As core endian is fixed little, When the endian setting for each area is different from that for the MCU, no instruction code can be allocated in the area. The instruction code should be allocated to the external space of little-endian setting.

[After]
14. Buses
14.3 Register Descriptions
14.3.3 CSnCR : CSn Control Register (n = 0 to 7)

EMODE bit (Endian Mode)
This bit specifies the endian of each area. As core endian is fixed little, When the endian setting for each area is different from that for the MCU, no instruction code can be allocated in the area. The instruction code should be allocated to the external space of little-endian setting.

Only CPU, DMAC, and DTC can access to big-endian area.
Memory type of big-endian area must be “Device-Memory”.
For changing the memory type, refer to ARMv8-M Architecture Reference Manual.