The descriptions of General PWM Timer (GPT) are corrected.

[before] page 54

1. Overview
1.1 Function Outline

<table>
<thead>
<tr>
<th>Feature</th>
<th>Functional description</th>
</tr>
</thead>
<tbody>
<tr>
<td>General PWM Timer (GPT)</td>
<td>The General PWM Timer (GPT) is a 32-bit timer with GPT32 x 2 channels and a 16-bit timer with GPT16 x 4 channels. PWM waveforms can be generated by controlling the up-counter, down-counter, or the up- and down-counter. In addition, PWM waveforms can be generated for controlling brushless DC motors. The GPT can also be used as a general-purpose timer. See section 21, General PWM Timer (GPT).</td>
</tr>
</tbody>
</table>

[after]

<table>
<thead>
<tr>
<th>Feature</th>
<th>Functional description</th>
</tr>
</thead>
<tbody>
<tr>
<td>General PWM Timer (GPT)</td>
<td>The General PWM Timer (GPT) is a 32-bit timer with GPT32 x 2 channels and a 16-bit timer with GPT16 x 4 channels. PWM waveforms can be generated by controlling the up-counter, down-counter, or the up- and down-counter. In addition, PWM waveforms can be generated for controlling brushless DC motors. The GPT can also be used as a general-purpose timer. See section 21, General PWM Timer (GPT).</td>
</tr>
</tbody>
</table>
18. Event Link Controller (ELC)

18.2.3 ELSRn : Event Link Setting Register n (n = 0 to 9, 12, 14 to 17)

<table>
<thead>
<tr>
<th>Event number</th>
<th>Interrupt request source</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x0F</td>
<td>GPT7</td>
<td>GPT7_CCMPA</td>
<td>Compare match A</td>
</tr>
<tr>
<td>0x100</td>
<td>GPT7_CCMPB</td>
<td>GPT7_CCMPB</td>
<td>Compare match B</td>
</tr>
<tr>
<td>0x101</td>
<td>GPT7_CMPC</td>
<td>GPT7_CMPC</td>
<td>Compare match C</td>
</tr>
<tr>
<td>0x102</td>
<td>GPT7_CMPD</td>
<td>GPT7_CMPD</td>
<td>Compare match D</td>
</tr>
<tr>
<td>0x103</td>
<td>GPT7_CMPE</td>
<td>GPT7_CMPE</td>
<td>Compare match E</td>
</tr>
<tr>
<td>0x104</td>
<td>GPT7_CMPF</td>
<td>GPT7_CMPF</td>
<td>Compare match F</td>
</tr>
<tr>
<td>0x105</td>
<td>GPT7_OVF</td>
<td>GPT7_OVF</td>
<td>Overflow</td>
</tr>
<tr>
<td>0x106</td>
<td>GPT7_UDF</td>
<td>GPT7_UDF</td>
<td>Underflow</td>
</tr>
<tr>
<td>0x150</td>
<td>GPT</td>
<td>GPT_UWEDGE</td>
<td>UVW edge event</td>
</tr>
</tbody>
</table>

20. Port Output Enable for GPT (POEG)

20.3 Output-Disable Control Operation

If any of the following conditions is satisfied, the GTIOCxA, GTIOCxB, and the 3-phase PWM output for BLDC motor control pins can be set to output-disable:

- **Input level or edge detection of the GTETRGn pins**
  When POEGGn.PIDE is 1, the POEGGn.PIDF flag is set to 1.

- **Output-disable request from the GPT**
  When POEGGn.IOCE is 1, the POEGGn.IOCF flag is set to 1 if the disable request is enabled by GTINTAD. The GTINTAD.GRPABH and GTINTAD.GRPABL settings apply to the group selected by the GPT register GTINTAD.GRP[1:0] or OPSCR.GRP[1:0].

- **Oscillation stop detection for the clock generation circuit**
  While POEGGn.OSTPE is 1, the halt status of the main clock oscillator is detected and the POEGGn.OSTPF flag is set to 1.
SSF bit setting

When POEGGn.SSF is set to 1, the PWM output is disabled.
The output-disable state is controlled in the GPT module. The output-disable of the GTIOCxA and GTIOCxB pins is set in the GTINTAD.GRP[1:0], GTIOR.OADF[1:0], and GTIOR.OBDF[1:0] bits in GPTx. The output-disable of the 3-phase PWM output for BLDC motor control pins is set in the OPSCR.GRP[1:0] bits and OPSCR.GODF bit in GPT_OPS.

20. Port Output Enable for GPT (POEG)

20.3 Output-Disable Control Operation

If any of the following conditions is satisfied, the GTIOCxA and GTIOCxB, and the 3-phase PWM output for BLDC motor control pins can be set to output-disable:

- Input level or edge detection of the GTETRGn pins
  When POEGGn.PIDE is 1, the POEGGn.PIDF flag is set to 1.
- Output-disable request from the GPT
  When POEGGn.IOCE is 1, the POEGGn.IOCF flag is set to 1 if the disable request is enabled by GTINTAD.
  The GTINTAD.GRPABH and GTINTAD.GRPABL settings apply to the group selected by the GPT register GTINTAD.GRP[1:0] or OPSCR.GRP[1:0].
- Oscillation stop detection for the clock generation circuit
  While POEGGn.OSTPE is 1, the halt status of the main clock oscillator is detected and the POEGGn.OSTPF flag is set to 1.
- SSF bit setting
  When POEGGn.SSF is set to 1, the PWM output is disabled.

The output-disable state is controlled in the GPT module. The output-disable of the GTIOCxA and GTIOCxB pins is set in the GTINTAD.GRP[1:0], GTIOR.OADF[1:0], and GTIOR.OBDF[1:0] bits in GPTx. The output-disable of the 3-phase PWM output for BLDC motor control pins is set in the OPSCR.GRP[1:0] bits and OPSCR.GODF bit in GPT_OPS.
21. General PWM Timer (GPT)

21.1 Overview

The General PWM Timer (GPT) is a 32-bit timer with GPT32 × 2 channels and a 16-bit timer with GPT16 × 4 channels. PWM waveforms can be generated by controlling the up-counter, down-counter, or the up- and down-counter. In addition, PWM waveforms can be generated for controlling brushless DC motors. The GPT can also be used as a general-purpose timer.

Table 21.1 lists the GPT specifications, Table 21.2 shows the GPT functions, and Figure 21.1 shows a block diagram.

Table 21.1  GPT specifications

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
</tr>
</thead>
</table>
| Functions          | - 32 bits × 2 channels (GPT32n (n = 1, 2))  
                   | - 16 bits × 4 channels (GPT16m (m = 4 to 7))  
                   | - Up-counting or down-counting (saw waves) or up/down-counting (triangle waves) for each counter  
                   | - Clock sources independently selectable for each channel  
                   | - Two input/output pins per channel  
                   | - Two output compare/input capture registers per channel  
                   | - For the two output compare/input capture registers of each channel, four registers are provided as buffer registers and are capable of operating as comparison registers when buffering is not in use  
                   | - In output compare operation, buffer switching can be at crests or troughs, enabling the generation of laterally asymmetric PWM waveforms  
                   | - Registers for setting up frame cycles in each channel with capability for generating interrupts at overflow or underflow  
                   | - Generation of dead times in PWM operation  
                   | - Synchronous starting, stopping and clearing counters for arbitrary channels  
                   | - Count start, count stop, count clear, up-count, down-count, or input capture operation in response to a maximum of 8 ELC events  
                   | - Count start, count stop, count clear, up-count, down-count, or input capture operation in response to the status of two input pins  
                   | - Count start, count stop, count clear, up-count, down-count, or input capture operation in response to a maximum of 4 external triggers  
                   | - Output pin disable function by detected short-circuits between output pins  
                   | - PWM waveform for controlling brushless DC motors can be generated  
                   | - Compare match A to F event, overflow/underflow event, and input UVW edge event can be output to the ELC  
                   | - Enables the noise filter for input capture and input UVW  
                   | - Period count function  
                   | - Logical operation between the channel output  
                   | - Bus clock: PCLKA, Core clock: PCLKD  
                   | - Frequency ratio: PCLKA/PCLKD = 1:N (N = 1/2/4/8/16/32/64)  |

21. General PWM Timer (GPT)

21.1 Overview

The General PWM Timer (GPT) is a 32-bit timer with GPT32 × 2 channels and a 16-bit timer with GPT16 × 4 channels. PWM waveforms can be generated by controlling the up-counter, down-counter, or the up- and down-counter. In addition, PWM waveforms can be generated for controlling brushless DC motors. The GPT can also be used as a general-purpose timer.

Table 21.1 lists the GPT specifications, Table 21.2 shows the GPT functions, and Figure 21.1 shows a block diagram.
Table 21.1 GPT specifications

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
</tr>
</thead>
</table>
| Functions | ● 32 bits × 2 channels (GPT32n (n = 1, 2))  
● 16 bits × 4 channels (GPT16m (m = 4 to 7))  
● Up-counting or down-counting (saw waves) or up/down-counting (triangle waves) for each counter  
● Clock sources independently selectable for each channel  
● Two input/output pins per channel  
● Two output compare/input capture registers per channel  
● For the two output compare/input capture registers of each channel, four registers are provided as buffer registers and are capable of operating as comparison registers when buffering is not in use  
● In output compare operation, buffer switching can be at crests or troughs, enabling the generation of laterally asymmetric PWM waveform  
● Registers for setting up frame cycles in each channel with capability for generating interrupts at overflow or underflow  
● Generation of dead times in PWM operation  
● Synchronous starting, stopping and clearing counters for arbitrary channels  
● Count start, count stop, count clear, up-count, down-count, or input capture operation in response to a maximum of 8 ELC events  
● Count start, count stop, count clear, up-count, down-count, or input capture operation in response to the status of two input pins  
● Count start, count stop, count clear, up-count, down-count, or input capture operation in response to a maximum of 4 external triggers  
● Output pin disable function by detected short-circuits between output pins  
● PWM waveform for controlling brushless DC motors can be generated  
● Compare match A to F event, and overflow/underflow event, and input UVW edge event can be output to the ELC  
● Enables the noise filter for input capture and input UVW  
● Period count function  
● Logical operation between the channel output  
● Bus clock: PCLKA, Core clock: PCLKD  
● Frequency ratio: PCLKA:PCLKD = 1:N (N = 1/2/4/8/16/32/64) |

[before] page 477

Table 21.2 GPT functions (2 of 2)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>DMAC/DTC activation</td>
<td>All the interrupt sources</td>
</tr>
<tr>
<td>Brushless DC motor control function</td>
<td>Available</td>
</tr>
</tbody>
</table>
| Interrupt sources | 9 sources  
● GTCCRA compare match/input capture(GPThn_CCMPA)  
● GTCCRB compare match/input capture(GPThn_CCMPB)  
● GTCCRC compare match(GPThn_CMPC)  
● GTCCRD compare match(GPThn_CMPD) |

[after] page 443

Table 21.2 GPT functions (2 of 2)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>DMAC/DTC activation</td>
<td>All the interrupt sources</td>
</tr>
<tr>
<td>Brushless DC motor control function</td>
<td>Available</td>
</tr>
</tbody>
</table>
| Interrupt sources | 9 sources  
● GTCCRA compare match/input capture(GPThn_CCMPA)  
● GTCCRB compare match/input capture(GPThn_CCMPB)  
● GTCCRC compare match(GPThn_CMPC)  
● GTCCRD compare match(GPThn_CMPD) |
21.2.27 GTSECR : General PWM Timer Operation Enable Bit Simultaneous Control Register

The GTSECR register simultaneously updates the value for operation enable bits of a channel set by the GTSECSR register. Writing 1 to a bit in the GTSECR register in any channel and updating it updates an operation enable bit for all channels, related to the position of the bit written with 1 by the all GTSECSR registers. The GTSECR register of channel which security attribution is configured as secure can not be written by non-secure access. For example, if GPT0 is configured as secure and other GPTs are configured as non-secure, the GPT0.GTSECR register cannot be written by non-secure access to GPT1.GTSECR register even if the simultaneous control of GPT0 is enabled, and the simultaneous control status of GPT0 is not changed.

[after]

21.2.27 GTSECR : General PWM Timer Operation Enable Bit Simultaneous Control Register

The GTSECR register simultaneously updates the value for operation enable bits of a channel set by the GTSECSR register. Writing 1 to a bit in the GTSECR register in any channel and updating it updates an operation enable bit for all channels, related to the position of the bit written with 1 by the all GTSECSR registers. The GTSECR register of channel which security attribution is configured as secure can not be written by non-secure access. For example, if GPTn is configured as secure and other GPTs are configured as non-secure, the GPTn.GTSECR register cannot be written by non-secure access to GPTn+1.GTSECR register even if the simultaneous control of GPTn is enabled, and the simultaneous control status of GPTn is not changed.