

To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

RENESAS TECHNICAL UPDATE

Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
RenesasTechnology Corp.

Product Category	MPU&MCU	Document No.	TN-16C-A139A/E	Rev.	1.0
Title	R8C/14, 15, 16, 17 Groups Precautions on SFR Access Related to Voltage Monitor 2 Interrupt and Voltage Monitor 2 Reset	Information Category	Technical Notification		
Applicable Product	R8C/14, 15, 16, 17 Groups	Lot No.	Reference Document	-	
		All			

1. Precautions

As for the voltage monitor 2 circuit control register (VW2C), the voltage detection flag (VW2C2) may be set by rewriting the voltage monitor 2 digital filter disabled mode select bit (VW2C1) and voltage monitor 2 interrupt/reset generation condition select bit (VW2C7) simultaneously.

When rewriting the VW2C1 and VW2C7 bits simultaneously, set the VW2C2 bit to "0" after rewriting them.

Voltage Monitor 2 Circuit Control Register ⁽¹⁾			
Bit Symbol	Bit Name	Function	RW
VW2C0	Voltage Monitor 2 Interrupt / Reset Enable Bit ⁽⁶⁾	0 : Disable 1 : Enable	RW
VW2C1	Voltage Monitor 2 Digital Filter Disabled Mode Select Bit ⁽²⁾	0 : Digital filter enabled mode (digital filter circuit enabled) 1 : Digital filter disabled mode (digital filter circuit disabled)	RW
VW2C2	Voltage Change Detection Flag ^(3,4,8)	0 : Not detected 1 : Vdet2 pass detected	RW
VW2C3	WDT Detection Flag ^(4,8)	0 : Not detected 1 : Detected	RW
VW2F0	Sampling Clock Select Bit	b5 b4 0 0 : fRING-S divide-by-1 0 1 : fRING-S divide-by-2 1 0 : fRING-S divide-by-4 1 1 : fRING-S divide-by-8	RW
VW2F1			RW
VW2C6	Voltage Monitor 2 Circuit Mode Select Bit ⁽⁵⁾	0 : Voltage monitor 2 interrupt mode 1 : Voltage monitor 2 reset mode	RW
VW2C7	Voltage Monitor 2 Interrupt / Reset Generation Condition Select Bit ^(7,9)	0 : When VCC reaches Vdet2 or above 1 : When VCC reaches Vdet2 or below	RW

NOTES :

- Set the PRC3 bit in the PRCR register to "1" (rew rite enable) before w riting to this register. When rew riting the VW2C register, the VW2C2 bit may be set to "1". Set the VW2C2 bit to "0" after rew riting the VW2C register.
- When the voltage monitor 2 interrupt is used to exit stop mode and to return again, w rite "0" to the VW2C1 bit before w riting "1".
- This bit is enabled w hen the VCA27 bit in the VCA2 register is set to "1" (voltage detection 2 circuit enabled).
- Set this bit to "0" by a program. When w riting "0" by a program, it is set to "0" (It remains unchanged even if it is set to "1").
- This bit is enabled w hen the VW2C0 bit is set to "1" (voltage monitor 2 interrupt / enables reset).
- The VW2C0 bit is enabled w hen the VCA27 bit in the VCA2 register is set to "1" (voltage detection 2 circuit enabled). Set the VW2C0 bit to "0" (disable) w hen the VCA27 bit is set to "0" (voltage detection 2 circuit disabled).
- The VW2C7 bit is enabled w hen the VW2C1 bit is set to "1" (digital filter disabled mode).
- The VW2C2 and VW2C3 bits remain unchanged in the softw are reset, w atchdog timer reset and voltage monitor 2 reset.
- When the VW2C6 bit is set to "1" (voltage monitor 2 reset mode), set the VW2C7 bit to "1" (w hen VCC reaches to Vdet2 or below)(do not set to "0").