Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

MITSUBISHI ELECTRIC TECHNICAL NEWS

No. M16C-63-0011

Points to care about when using M16C/6N0, M16C/6N1, and M16C/6N3 groups Status read of the CAN module

Content	Concerned
Document error and correction list	M16C/6N0 Group
Points to care about	M16C/6N1 Group
□ Know-how	M16C/6N3 Group
□ Others	

CAN module of M16C/6N0, M16C/6N1, and M16C/6N3 groups conducts status rewrite to some of the SFR (see Table 1) for CAN at a certain interval. If CPU and CAN module attempt to access to the SFR at the same time, priority is given to CPU and access from CAN module is disabled according to the specifications.

(Arbitration specification concerning concurrent access are introduced to support bit-set and bit-clear instructions – which are read-modify-write instructions – in a certain area of SFR dedicated to CAN.)

Due to this, CAN status could not be rewritten if status rewrite period of the CAN module would overlap that of CPU access constantly. (See Figure 1.)

Please note the following points so that CPU access to SFR would not synchronize with CAN module rewrite period.

- (1) A wait time of 3fcan or more (Table 2) is required before CPU reads the CAN status register (see Figure 2-1).
- (2) In case CPU polls the CAN status register, polling period must be longer than 3fcan (Figure 2-2).

Register name	Symbol	Address	Symbol
AN status register	COSTR	0213 ₁₆ , 0212 ₁₆	b0 ~ 3: MBox Bit0 ~ Bit3
	C1STR (6N0 only)	0233 ₁₆ , 0232 ₁₆	b4: TrmSucc
			b5: RecSucc
			b6: TrmState
			b7: RecState
			b8: ResetAck
			b12: BusError
			b13: ErrPass
			b14: BusOff
1 0	COTSR	021F ₁₆ , 021E ₁₆	
	C1TSR (6N0 only)	023F ₁₆ , 023E ₁₆	

Table 2: CAN module status rewrite period

3fcan time = 3 X Xin (original oscillation) X Division value for CAN clock (CCLK)			
(Example 1) Condition Xin 16MHz, CCLK: No division	3fcan time = 3 X 62.5 ns X 1 = 187.5 ns		
(Example 2) Condition Xin 16MHz, CCLK: Divided by 2	3fcan time = 3 X 62.5 ns X 2 = 375 ns		
(Example 3) Condition Xin 16MHz, CCLK: Divided by 4	3fcan time = 3 X 62.5 ns X 4 = 750 ns		
(Example 4) Condition Xin 16MHz, CCLK: Divided by 8	3fcan time = 3 X 62.5 ns X 8 = 1.5 μs		
(Example 5) Condition Xin 16MHz, CCLK: Divided by 16	3fcan time = 3 X 62.5 ns X 16 = 3 µs		

No. M16C-63-0011

